AV-51002
2015.12.16
1-30
Transceiver Specifications for Arria V GT and ST Devices
Transceiver Speed Grade 3
Symbol/Description
Condition
Unit
Min
—
—
—
—
—
—
—
Typ
Max
–50
10 Hz
100 Hz
1 KHz
10 KHz
100 KHz
≥ 1 MHz
—
—
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
Ω
—
–80
—
–110
–120
–120
–130
—
Transmitter REFCLKphase noise(43)
—
—
—
RREF
2000 1%
Table 1-27: Transceiver Clocks Specifications for Arria V GT and ST Devices
Transceiver Speed Grade 3
Symbol/Description
Condition
Unit
Min
—
Typ
125
—
Max
—
fixedclkclock frequency
PCIe Receiver Detect
—
MHz
MHz
Transceiver Reconfiguration
Controller IP (mgmt_clk_clk) clock
frequency
75
125
Table 1-28: Receiver Specifications for Arria V GT and ST Devices
Transceiver Speed Grade 3
Typ
Symbol/Description
Condition
Unit
Min
Max
Supported I/O Standards
1.5 V PCML, 2.5 V PCML, LVPECL, and LVDS
Data rate (6-Gbps transceiver)(44)
Data rate (10-Gbps transceiver)(44)
—
—
611
—
—
6553.6
Mbps
Gbps
0.611
10.3125
(43)
(44)
The transmitter REFCLKphase jitter is 30 ps p-p (5 ps RMS) with bit error rate (BER) 10-12, equivalent to 14 sigma.
To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.
Arria V GX, GT, SX, and ST Device Datasheet
Send Feedback
Altera Corporation
INTEL [ INTEL ]
