AV-51002
2015.12.16
1-29
Transceiver Specifications for Arria V GT and ST Devices
Transceiver Specifications for Arria V GT and ST Devices
Table 1-26: Reference Clock Specifications for Arria V GT and ST Devices
Transceiver Speed Grade 3
Typ
Symbol/Description
Condition
Unit
Min
Max
Supported I/O standards
1.2 V PCML, 1.4 VPCML, 1.5 V PCML, 2.5 V PCML, Differential LVPECL(40), HCSL, and LVDS
Input frequency from REFCLKinput
—
27
—
—
—
—
—
710
400
400
MHz
pins
Rise time
Fall time
Duty cycle
Measure at 60 mV of
differential signal(41)
ps
Measure at 60 mV of
differential signal(41)
ps
—
—
45
—
—
55
%
Peak-to-peak differential input
voltage
200
300(42)/2000
mV
Spread-spectrum modulating clock
frequency
PCI Express (PCIe)
30
—
33
kHz
Spread-spectrum downspread
On-chip termination resistors
VICM (AC coupled)
PCIe
—
—
—
0 to –0.5%
—
—
—
Ω
100
1.2
—
—
—
—
V
VICM (DC coupled)
HCSL I/O standard for the PCIe
reference clock
250
550
mV
(40)
(41)
(42)
Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.
REFCLKperformance requires to meet transmitter REFCLKphase noise specification.
The maximum peak-to peak differential input voltage of 300 mV is allowed for DC coupled link.
Arria V GX, GT, SX, and ST Device Datasheet
Send Feedback
Altera Corporation
INTEL [ INTEL ]
