AV-51002
2015.12.16
2-65
Active Serial Configuration Timing
Active Serial Configuration Timing
Figure 2-9: AS Configuration Timing
Timing waveform for the active serial (AS) x1 mode and AS x4 mode configuration timing.
t
CF2ST1
nCONFIG
nSTATUS
CONF_DONE
nCSO
DCLK
t
CO
t
DH
Read Address
AS_DATA0/ASDO
AS_DATA1 (1)
INIT_DONE (3)
t
SU
bit (n - 2) bit (n - 1)
bit 1
bit 0
t
(2)
CD2UM
User I/O
User Mode
Notes:
1.If you are using AS ×4 mode, this signal represents the AS_DATA[3..0] and EPCQ sends in 4-bits of data for each DCLKcycle.
2.The initialization clock can be from internal oscillator or CLKUSR pi.n
3.After the option bit to enable the INIT_DONE pin isconfigured into the d evice, the INIT_DONE oges low.
Arria V GZ Device Datasheet
Send Feedback
Altera Corporation
INTEL [ INTEL ]
