AV-51002
2015.12.16
2-69
Passive Serial Configuration Timing
Table 2-60: PS Timing Parameters for Arria V GZ Devices
Symbol
tCF2CD
tCF2ST0
tCFG
Parameter
Minimum
Maximum
600
Unit
ns
ns
μs
nCONFIGlow to CONF_DONElow
nCONFIGlow to nSTATUSlow
nCONFIGlow pulse width
—
—
600
2
—
tSTATUS
tCF2ST1
nSTATUSlow pulse width
268
—
1,506 (216)
1,506 (217)
—
μs
nCONFIGhigh to nSTATUShigh
μs
tCF2CK
nCONFIGhigh to first rising edge on DCLK
1,506
μs
(218)
(218)
tST2CK
tDSU
nSTATUShigh to first rising edge of DCLK
DATA[] setup time before rising edge on DCLK
DATA[] hold time after rising edge on DCLK
DCLKhigh time
2
—
—
—
—
—
—
μs
ns
ns
s
5.5
tDH
0
0.45 × 1/fMAX
0.45 × 1/fMAX
1/fMAX
tCH
tCL
DCLKlow time
s
tCLK
DCLKperiod
s
fMAX
tCD2UM
tCD2CU
DCLKfrequency
CONF_DONEhigh to user mode (219)
—
125
437
—
MHz
μs
175
CONF_DONEhigh to CLKUSRenabled
4 × maximum DCLK
—
period
tCD2UMC CONF_DONEhigh to user mode with CLKUSRoption on
tCD2CU + (17,408 ×
—
—
CLKUSRperiod) (220)
(216)
This value is applicable if you do not delay configuration by extending the nCONFIGor nSTATUSlow pulse width.
This value is applicable if you do not delay configuration by externally holding the nSTATUSlow.
(217)
(218)
(219)
If nSTATUSis monitored, follow the tST2CK specification. If nSTATUSis not monitored, follow the tCF2CK specification.
The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
Arria V GZ Device Datasheet
Send Feedback
Altera Corporation
INTEL [ INTEL ]
