欢迎访问ic37.com |
会员登录 免费注册
发布采购

5AGXMA1D6F27C6N 参数 Datasheet PDF下载

5AGXMA1D6F27C6N图片预览
型号: 5AGXMA1D6F27C6N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 500MHz, 75000-Cell, CMOS, PBGA672, ROHS COMPLIANT, FBGA-672]
分类和应用: 可编程逻辑
文件页数/大小: 182 页 / 2239 K
品牌: INTEL [ INTEL ]
 浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第132页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第133页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第134页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第135页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第137页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第138页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第139页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第140页  
AV-51002  
2015.12.16  
2-34  
10G PCS Data Rate  
10G PCS Data Rate  
Table 2-31: 10G PCS Approximate Maximum Data Rate (Gbps) for Arria V GZ Devices  
PMA Width  
PCS Width  
64  
64  
40  
40  
50  
40  
40  
32  
32  
32  
Transceiver  
Speed Grade  
Mode (164)  
66/67  
12.5  
64/66/67  
10.88  
2
3
2
3
C3, I3L core speed  
grade  
12.5  
10.69  
12.5  
10.88  
FIFO  
C4, I4 core speed  
grade  
10.3125  
12.5  
10.3125  
12.5  
10.69  
10.69  
10.69  
10.3125  
12.5  
9.92  
10.88  
9.92  
9.92  
10.88  
9.92  
C3, I3L core speed  
grade  
Register  
C4, I4 core speed  
grade  
10.3125  
10.3125  
10.3125  
(164)  
The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can  
vary. In the register mode the pointers are fixed for low latency.  
Arria V GZ Device Datasheet  
Send Feedback  
Altera Corporation  
 复制成功!