欢迎访问ic37.com |
会员登录 免费注册
发布采购

326769-002 参数 Datasheet PDF下载

326769-002图片预览
型号: 326769-002
PDF下载: 下载PDF文件 查看货源
内容描述: 移动第三代英特尔®科雷亚?? ¢处理器家族 [Mobile 3rd Generation Intel® Core™ Processor Family]
分类和应用:
文件页数/大小: 342 页 / 2513 K
品牌: INTEL [ INTEL ]
 浏览型号326769-002的Datasheet PDF文件第296页浏览型号326769-002的Datasheet PDF文件第297页浏览型号326769-002的Datasheet PDF文件第298页浏览型号326769-002的Datasheet PDF文件第299页浏览型号326769-002的Datasheet PDF文件第301页浏览型号326769-002的Datasheet PDF文件第302页浏览型号326769-002的Datasheet PDF文件第303页浏览型号326769-002的Datasheet PDF文件第304页  
Processor Configuration Registers  
2.19.4  
MEM_TRML_TEMPERATURE_REPORT—Memory  
Thermal Temperature Report Register  
This register is used to report the thermal status of the memory. The channel max  
temperature field is used to report the maximal temperature of all ranks.  
B/D/F/Type:  
Address Offset:  
Reset Value:  
Access:  
0/0/0/MCHBAR PCU  
58A4–58A7h  
00000000h  
RO-V  
Size:  
32 bits  
BIOS Optimal Default  
00h  
Reset  
Value  
RST/  
PWR  
Bit  
Access  
Description  
31:24  
23:16  
RO  
0h  
Reserved (RSVD)  
Reserved (RSVD)  
RO-V  
00h  
Uncore  
Uncore  
Channel 1 Maximum Temperature  
(CHANNEL1_MAX_TEMPERATURE)  
Temperature in Degrees C.  
15:8  
7:0  
RO-V  
RO-V  
00h  
00h  
Channel 0 Maximum Temperature  
(CHANNEL0_MAX_TEMPERATURE)  
Uncore  
Temperature in Degrees C.  
2.19.5  
MEM_TRML_INTERRUPT—Memory Thermal  
Interrupt Register  
Hardware uses this information to determine whether a memory thermal interrupt is to  
be generated or not.  
B/D/F/Type:  
Address Offset:  
Reset Value:  
Access:  
0/0/0/MCHBAR PCU  
58A8–58ABh  
00000000h  
RW  
32 bits  
00000000h  
Size:  
BIOS Optimal Default  
Reset  
Value  
RST/  
PWR  
Bit  
Access  
Description  
31:5  
RO  
RW  
RO  
0h  
0b  
0h  
Reserved (RSVD)  
4
3
Reserved (RSVD)  
Reserved (RSVD)  
Hot Threshold Interrupt Enable  
(HOT_THRESHOLD_INT_ENABLE)  
This bit controls the generation of a thermal interrupt whenever  
the Hot Threshold temperature is crossed.  
2
1
0
RW  
RO  
RW  
0b  
0h  
0b  
Uncore  
Uncore  
Reserved (RSVD)  
Warm Threshold Interrupt Enable  
(WARM_THRESHOLD_INT_ENABLE)  
This bit controls the generation of a thermal interrupt whenever  
the Warm Threshold temperature is crossed.  
300  
Datasheet, Volume 2  
 复制成功!