欢迎访问ic37.com |
会员登录 免费注册
发布采购

325119-001 参数 Datasheet PDF下载

325119-001图片预览
型号: 325119-001
PDF下载: 下载PDF文件 查看货源
内容描述: 英特尔® Xeon®处理器E7-8800 / 2800分之4800产品系列 [Intel® Xeon® Processor E7-8800/4800/2800 Product Families]
分类和应用:
文件页数/大小: 174 页 / 3951 K
品牌: INTEL [ INTEL ]
 浏览型号325119-001的Datasheet PDF文件第122页浏览型号325119-001的Datasheet PDF文件第123页浏览型号325119-001的Datasheet PDF文件第124页浏览型号325119-001的Datasheet PDF文件第125页浏览型号325119-001的Datasheet PDF文件第127页浏览型号325119-001的Datasheet PDF文件第128页浏览型号325119-001的Datasheet PDF文件第129页浏览型号325119-001的Datasheet PDF文件第130页  
Thermal Specifications  
Example bus transaction for a thermal sensor device located at address 0x30 returning  
a value of negative 10°C:  
Figure 6-12. GetTemp() Example  
Byte #  
0
1
2
3
Byte  
0x30  
0x01  
0x02  
0x01  
Definition  
4
5
6
7
0xef  
0x80  
0xfd  
0x4b  
6.3.2.3.2  
Supported Responses  
The typical client response is a passing FCS and good thermal data. Under some  
conditions, the client’s response will indicate a failure.  
Table 6-6.  
GetTemp() Response Definition  
Response  
Meaning  
General Sensor Error (GSE)  
0x0000  
Thermal scan did not complete in time. Retry is appropriate.  
Processor is running at its maximum temperature or is currently being  
reset.  
All other data  
Valid temperature reading, reported as a negative offset from the TCC  
activation temperature.  
6.3.2.4  
PCIConfigRd()  
The PCIConfigRd() command gives sideband read access to the entire PCI configuration  
space maintained in the processor. This capability does not include support for route-  
through to downstream devices or sibling processors. The exact listing of supported  
devices, functions, and registers can be found in the Intel® Xeon® Processor 7500  
Series Datasheet Volume 2. PECI originators may conduct a device/function/register  
enumeration sweep of this space by issuing reads in the same manner that BIOS  
would. A response of all 1’s indicates that the device/function/register is  
unimplemented.  
PCI configuration addresses are constructed as shown in the following diagram. Under  
normal in-band procedures, the Bus number (including any reserved bits) would be  
used to direct a read or write to the proper device. Since there is a one-to-one mapping  
between any given client address and the bus number, any request made with a bad  
Bus number is ignored and the client will respond with a ‘pass’ completion code but all  
0’s in the data. The only legal bus number is 0x00. The client will return all 1’s in the  
data response and ‘pass’ for the completion code for all of the following conditions:  
• Unimplemented Device  
• Unimplemented Function  
• Unimplemented Register  
Figure 6-13. PCI Configuration Address  
31  
28 27  
20 19  
15 14  
12 11  
0
Reserved  
Bus  
Device  
Function  
Register  
126  
Datasheet Volume 1 of 2