欢迎访问ic37.com |
会员登录 免费注册
发布采购

319537-003US 参数 Datasheet PDF下载

319537-003US图片预览
型号: 319537-003US
PDF下载: 下载PDF文件 查看货源
内容描述: 英特尔系统控制器中心 [Intel System Controller Hub]
分类和应用: 控制器
文件页数/大小: 450 页 / 2593 K
品牌: INTEL [ INTEL ]
 浏览型号319537-003US的Datasheet PDF文件第17页浏览型号319537-003US的Datasheet PDF文件第18页浏览型号319537-003US的Datasheet PDF文件第19页浏览型号319537-003US的Datasheet PDF文件第20页浏览型号319537-003US的Datasheet PDF文件第22页浏览型号319537-003US的Datasheet PDF文件第23页浏览型号319537-003US的Datasheet PDF文件第24页浏览型号319537-003US的Datasheet PDF文件第25页  
Introduction  
Term  
Description  
A unit of DRAM corresponding to number of SDRAM devices in parallel such  
that a full 64-bit data bus is formed.  
Rank  
Intel® System Controller Hub: a single-chip component that contains the  
processor interface, DDR2 SDRAM controller, Intel Graphics Media Accelerator  
500 (Intel® GMA 500), various display interfaces, USB, SDIO, PCI Express*,  
PATA, LPC, and other I/O capabilities.  
Intel® SCH  
SCI  
System Control Interrupt. SCI is used in the ACPI protocol.  
Serial Digital Video Out (SDVO). SDVO is a digital display channel that serially  
transmits digital display data to an external SDVO device. The SDVO device  
accepts this serialized format and then translates the data into the appropriate  
display format (i.e., TMDS, LVDS, TV-Out).  
SDVO  
Third-party codec that use SDVO as an input may have a variety of output  
formats, including DVI, LVDS, HDMI, TV-Out, etc.  
SDVO Device  
SERR  
System Error. SERR is an indication that an unrecoverable error has occurred  
on an I/O bus.  
System Management Interrupt. SMI is used to indicate any of several system  
conditions (such as thermal sensor events, throttling activated, access to  
System Management RAM, chassis open, or other system state-related  
activity).  
SMI  
Transition Minimized Differential Signaling. TMDS is a signaling interface from  
Silicon Image that is used in DVI and HDMI. TMDS is based on low-voltage  
differential signaling and converts an 8-bit signal into a 10-bit transition-  
minimized and DC-balanced signal (equal number of 0’s and 1’s) in order to  
reduce EMI generation and improve reliability.  
TMDS  
Top of Low Memory. The highest address below 4 GB where a processor-  
initiated memory read or write transaction will create a corresponding cycle to  
DRAM on the memory interface.  
TOLM  
UHCI  
Universal Host Controller Interface. A controller interface that supports two  
USB 1.1 ports. The Intel® SCH contains three UHCI controllers.  
Unified Memory Architecture. UMA describes an Intel Graphics Media Adapter  
using system memory for its frame buffers.  
UMA  
VCO  
Voltage Controlled Oscillator  
Datasheet  
21  
 复制成功!