欢迎访问ic37.com |
会员登录 免费注册
发布采购

300 参数 Datasheet PDF下载

300图片预览
型号: 300
PDF下载: 下载PDF文件 查看货源
内容描述: 赛扬D处理器 [Celeron D Processor]
分类和应用:
文件页数/大小: 95 页 / 2070 K
品牌: INTEL [ INTEL CORPORATION ]
 浏览型号300的Datasheet PDF文件第21页浏览型号300的Datasheet PDF文件第22页浏览型号300的Datasheet PDF文件第23页浏览型号300的Datasheet PDF文件第24页浏览型号300的Datasheet PDF文件第26页浏览型号300的Datasheet PDF文件第27页浏览型号300的Datasheet PDF文件第28页浏览型号300的Datasheet PDF文件第29页  
Electrical Specifications
2.6.2
GTL+ Asynchronous Signals
Legacy input signals such as A20M#, IGNNE#, INIT#, SMI#, and STPCLK# use CMOS
input buffers. All of these signals follow the same DC requirements as GTL+ signals;
however, the outputs are not actively driven high (during a logical 0 to 1 transition) by
the processor. These signals do not have setup or hold time specifications in relation to
BCLK[1:0].
All of the GTL+ Asynchronous signals are required to be asserted/de-asserted for at
least six BCLKs in order for the processor to recognize the proper signal state. See
for the DC specifications for the GTL+ Asynchronous signal groups. See
for additional timing requirements for entering and leaving the low power
states.
2.6.3
Processor DC Specifications
The processor DC specifications in this section are defined at the processor core (pads)
unless otherwise stated. All specifications apply to all frequencies and cache sizes
unless otherwise stated.
Table 10.
Symbol
V
IL
V
IH
V
OH
I
OL
I
LI
I
LO
R
ON
GTL+ Signal Group DC Specifications
Parameter
Input Low Voltage
Input High Voltage
Output High Voltage
Output Low Current
Input Leakage
Current
Output Leakage
Current
Buffer On Resistance
Min
0.0
GTLREF + (0.10 * V
TT
)
0.90*V
TT
N/A
N/A
N/A
6
Max
GTLREF – (0.10 * V
TT
)
V
TT
V
TT
V
TT_MAX
/
[(0.50*R
TT_MIN
)+(R
ON_MIN
)]
± 200
± 200
12
Unit
V
V
V
A
µA
µA
Ω
Notes
1
2, 3
4, 5,
3
3, 5
-
6
7
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2. V
IL
is defined as the voltage range at a receiving agent that will be interpreted as a logical low value.
3. The V
TT
referred to in these specifications is the instantaneous V
TT
.
4. V
IH
is defined as the voltage range at a receiving agent that will be interpreted as a logical high value.
5. V
IH
and V
OH
may experience excursions above V
TT
. However, input signal drivers must comply with the
signal quality specifications.
6. Leakage to V
SS
with land held at V
TT
.
7. Leakage to V
TT
with land held at 300 mV.
Datasheet
25