欢迎访问ic37.com |
会员登录 免费注册
发布采购

298596-004 参数 Datasheet PDF下载

298596-004图片预览
型号: 298596-004
PDF下载: 下载PDF文件 查看货源
内容描述: 英特尔赛扬处理器的PGA370插槽高达1.40 GHz的0.13微米工艺 [Intel Celeron Processor for the PGA370 Socket up to 1.40 GHz on 0.13 Micron Process]
分类和应用:
文件页数/大小: 82 页 / 1417 K
品牌: INTEL [ INTEL ]
 浏览型号298596-004的Datasheet PDF文件第11页浏览型号298596-004的Datasheet PDF文件第12页浏览型号298596-004的Datasheet PDF文件第13页浏览型号298596-004的Datasheet PDF文件第14页浏览型号298596-004的Datasheet PDF文件第16页浏览型号298596-004的Datasheet PDF文件第17页浏览型号298596-004的Datasheet PDF文件第18页浏览型号298596-004的Datasheet PDF文件第19页  
Intel® Celeron® Processor for PGA370 up to 1.40 GHz on 0.13 µ Process  
2.2.1  
2.2.2  
Normal State—State 1  
This is the normal operating state for the processor.  
AutoHALT Powerdown State—State 2  
AutoHALT is a power state entered when the processor executes the HALT instruction. The  
processor transitions to the Normal state upon the occurrence of SMI#, INIT#, or LINT[1:0] (NMI,  
INTR). RESET# causes the processor to immediately initialize itself.  
The return from a System Management Interrupt (SMI) handler can be to either Normal Mode or  
the AutoHALT Power Down state. See the Intel Architecture Software Developer's Manual,  
Volume III: System Programmer's Guide for more information.  
FLUSH# is serviced during the AutoHALT state, and the processor will return to the AutoHALT  
state.  
The system can generate a STPCLK# while the processor is in the AutoHALT Power Down state.  
When the system deasserts the STPCLK# interrupt, the processor returns execution to the HALT  
state.  
2.2.3  
Stop-Grant State—State 3  
The Stop-Grant state on the processor is entered when the STPCLK# signal is asserted.  
Since the AGTL signal pins receive power from the system bus, these pins should not be driven  
(allowing the level to return to VTT) for minimum power drawn by the termination resistors in this  
state. In addition, all other input pins on the system bus should be driven to the inactive state.  
BINIT# and FLUSH# are not serviced during the Stop-Grant state.  
RESET# causes the processor to immediately initialize itself, but the processor stays in Stop-Grant  
state. A transition back to the Normal state occurs with the deassertion of the STPCLK# signal.  
A transition to the HALT/Grant Snoop state occurs when the processor detects a snoop on the  
system bus (see Section 2.2.4). A transition to the Sleep state (see Section 2.2.5) occurs with the  
assertion of the SLP# signal.  
While in Stop-Grant State, SMI#, INIT#, and LINT[1:0] are latched by the processor, and only  
serviced when the processor returns to the Normal state. Only one occurrence of each event is  
recognized and serviced upon return to the Normal state.  
2.2.4  
HALT/Grant Snoop State—State 4  
The processor responds to snoop transactions on the system bus while in Stop-Grant state or in  
AutoHALT Power Down state. During a snoop transaction, the processor enters the HALT/Grant  
Snoop state. The processor stays in this state until the snoop on the system bus has been serviced  
(whether by the processor or another agent on the system bus). After the snoop is serviced, the  
processor returns to the Stop-Grant state or AutoHALT Power Down state, as appropriate.  
Datasheet  
15  
 复制成功!