欢迎访问ic37.com |
会员登录 免费注册
发布采购

28F320B3 参数 Datasheet PDF下载

28F320B3图片预览
型号: 28F320B3
PDF下载: 下载PDF文件 查看货源
内容描述: 智能3高级启动块4-, 8-,16- , 32兆位闪存系列 [SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY]
分类和应用: 闪存
文件页数/大小: 48 页 / 296 K
品牌: INTEL [ INTEL ]
 浏览型号28F320B3的Datasheet PDF文件第11页浏览型号28F320B3的Datasheet PDF文件第12页浏览型号28F320B3的Datasheet PDF文件第13页浏览型号28F320B3的Datasheet PDF文件第14页浏览型号28F320B3的Datasheet PDF文件第16页浏览型号28F320B3的Datasheet PDF文件第17页浏览型号28F320B3的Datasheet PDF文件第18页浏览型号28F320B3的Datasheet PDF文件第19页  
E
SMART 3 ADVANCED BOOT BLOCK  
Table 4. Command Codes and Descriptions (Continued)  
Description  
Code Device Mode  
D0  
Erase Confirm If the previous command was an Erase Set-Up command, then the CUI will  
close the address and data latches, and begin erasing the block indicated on the  
address pins. During erase, the device will only respond to the Read Status  
Register and Erase Suspend commands. The device will output status register  
data when CE# or OE# is toggled.  
Program / Erase If a program or erase operation was previously suspended, this command will  
Resume  
resume that operation  
B0 Program / Erase Issuing this command will begin to suspend the currently executing  
Suspend  
program/erase operation. The status register will indicate when the operation  
has been successfully suspended by setting either the program suspend (SR.2)  
or erase suspend (SR.6) and the WSM status bit (SR.7) to a “1” (ready). The  
WSM will continue to idle in the SUSPEND state, regardless of the state of all  
input control pins except RP#, which will immediately shut down the WSM and  
the remainder of the chip if it is driven to VIL. See Sections 3.2.4.1 and 3.2.5.1.  
70  
Read Status  
Register  
This command places the device into read status register mode. Reading the  
device will output the contents of the status register, regardless of the address  
presented to the device. The device automatically enters this mode after a  
program or erase operation has been initiated. See Section 3.2.3.  
50  
90  
Clear Status  
Register  
The WSM can set the block lock status (SR.1) , VPP status (SR.3), program  
status (SR.4), and erase status (SR.5) bits in the status register to “1,” but it  
cannot clear them to “0.” Issuing this command clears those bits to “0.”  
Read Identifier Puts the device into the intelligent identifier read mode, so that reading the  
device will output the manufacturer and device codes (A0 = 0 for manufacturer,  
A0 = 1 for device, all other address inputs must be 0). See Section 3.2.2.  
NOTE: See Appendix A for mode transition information.  
Table 5. Read Identifier Table  
Device Identifier  
-T -B  
3.2.2  
READ IDENTIFIER  
To read the manufacturer and device codes, the  
device must be in read identifier mode, which can  
be reached by writing the Read Identifier command  
(90H). Once in read identifier mode, A0 = 0 outputs  
the manufacturer’s identification code and A0 = 1  
outputs the device identifier (see Table 5) Note:  
Size  
Mfr. ID  
(Top Boot) (Bot. Boot)  
28F400B3  
28F008B3  
28F800B3  
28F016B3  
28F160B3  
28F032B3  
28F320B3  
0089H  
0089H  
8894H  
D2  
8895H  
D3  
A
1A21 = 0. To return to read array mode, write the  
Read Array command (FFH).  
8892H  
D0  
8893H  
D1  
0089H  
0089H  
8890H  
D6  
8891H  
D7  
8896  
8897  
15  
PRELIMINARY  
 复制成功!