欢迎访问ic37.com |
会员登录 免费注册
发布采购

IA186ER 参数 Datasheet PDF下载

IA186ER图片预览
型号: IA186ER
PDF下载: 下载PDF文件 查看货源
内容描述: 16位/ 8位微控制器与内存 [16-Bit/8-Bit Microcontrollers with RAM]
分类和应用: 微控制器
文件页数/大小: 146 页 / 3147 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号IA186ER的Datasheet PDF文件第79页浏览型号IA186ER的Datasheet PDF文件第80页浏览型号IA186ER的Datasheet PDF文件第81页浏览型号IA186ER的Datasheet PDF文件第82页浏览型号IA186ER的Datasheet PDF文件第84页浏览型号IA186ER的Datasheet PDF文件第85页浏览型号IA186ER的Datasheet PDF文件第86页浏览型号IA186ER的Datasheet PDF文件第87页  
IA186ER/IA188ER  
Data Sheet  
16-Bit/8-Bit Microcontrollers with RAM  
February 25, 2013  
The value of the PIOMODE1 register is 0000h at reset (see Table 50).  
Table 50. PMODE1  
15 14 13 12 11 10  
9
8
7
6
5
4
3
2
1
0
PMODE31PMODE16  
Bits [150]PMODE15PMODE0 PIO Mode 0 Bits See Table 46. The values of  
these bits correspond to those in the PIO data registers and PIO Mode registers.  
Bits [150]PMODE31PMODE16 PIO Mode 1 Bits See Table 46. The values of  
these bits correspond to those in the PIO data registers and PIO Mode registers.  
5.1.29 T1CON (05eh) and T0CON (056h)  
Timer 0 and Timer 1 Mode and CONtrol Registers. These registers control the operation of  
Timer 0 and Timer 1, respectively. The value of the T0CON and T1CON registers is 0000h at  
reset (see Table 51).  
Table 51. Timer 0 and Timer 1 Mode and Control Registers  
15  
14  
13  
12 11 10  
9
8
7
6
5
4
3
2
1
0
EN INHn INT RIU  
Reserved  
MC RTG  
P
EXT ALT CONT  
Bit [15]EN Enable Bit The timer is enabled when the EN bit is 1. The timer count  
is inhibited when the EN bit is 0. This bit can only be written if the INHn bit (Bit [14]) is  
set to 1 in the same operation.  
Bit [14]INHn Inhibit Bit Gates the setting of the enable (EN) bit. This bit must be  
set to 1 in the same write operation that changes the enable (EN) bit. Otherwise, the EN  
bit will not be changed. This bit always reads 0.  
Bit [13]INT Interrupt Bit If set to 1, an interrupt request is generated when the  
Count register reaches its maximum, MC = 1. In dual maxcount mode, an interrupt  
request is generated when the count register reaches the value in Maxcount A or  
Maxcount B. No interrupt requests are generated if this bit is set to 0. If an interrupt  
request is generated, and the enable bit is then cleared before the interrupt is serviced, the  
interrupt request will remain.  
Bit [12]RIU Register in Use Bit This bit is set to 1 when the Maxcount Register B is  
used to compare to the timer-count value. It is 0 when the Maxcount Compare A register  
is used.  
Bits [116]Reserved Set to 0.  
IA211110517-02  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.innovasic.com  
Customer Support:  
Page 83 of 146  
1-888-824-4184  
 复制成功!