IA186ER/IA188ER
Data Sheet
16-Bit/8-Bit Microcontrollers with RAM
February 25, 2013
5.1.27 PDIR1 (078h) and PDIR0 (072h)
PIO DIRection Registers. Each PIO pin is configured as an input or an output by the
corresponding bit in the PIO Direction register (see Table 46).
Table 46. PIO Mode and PIO Direction Settings
PIO Mode PIO Direction
Pin function
Normal operation
PIO input with pullup/pulldown
PIO output
0
0
1
1
0
1
0
1
PIO input without pullup/pulldown
The value of the PDIR0 register is FC0Fh at reset (see Table 47).
Table 47. PDIR0
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
PDIR15–PDIR0
The value of the PDIR1 register is FFFFh at reset (see Table 48).
Table 48. PDIR1
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
PDIR31–PDIR16
Bits [15–0]—PDIR15–PDIR0 PIO Direction 0 Bits → For each bit, if the value is 1, the
pin is configured as an input. If 0, as an output. The values of these bits correspond to
those in the PIO data registers and PIO mode registers.
Bits [15–0]—PDIR31–PDIR16 PIO Direction 1 Bits → For each bit, if the value is 1, the
pin is configured as an input. If 0, as an output. The values of these bits correspond to
those in the PIO Data registers and PIO Mode registers.
5.1.28 PIOMODE1 (076h) and PIOMODE0 (070h)
PIO MODE Registers. Each PIO pin is configured as a PIO or its normal function by the
corresponding bit in the PIO mode register. The bit number of PMODE corresponds to the PIO
number (see Table 44, PIO Mode and PIO Direction Settings). The value of the PIOMODE0
register is 0000h at reset (see Table 49).
Table 49. PIOMODE0
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
PMODE15–PMODE0
IA211110517-02
UNCONTROLLED WHEN PRINTED OR COPIED
http://www.innovasic.com
Customer Support:
Page 82 of 146
1-888-824-4184
INNOVASIC [ INNOVASIC, INC ]
