欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM188ES-33VIW 参数 Datasheet PDF下载

AM188ES-33VIW图片预览
型号: AM188ES-33VIW
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器 [8-Bit/16-Bit Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 154 页 / 1714 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号AM188ES-33VIW的Datasheet PDF文件第68页浏览型号AM188ES-33VIW的Datasheet PDF文件第69页浏览型号AM188ES-33VIW的Datasheet PDF文件第70页浏览型号AM188ES-33VIW的Datasheet PDF文件第71页浏览型号AM188ES-33VIW的Datasheet PDF文件第73页浏览型号AM188ES-33VIW的Datasheet PDF文件第74页浏览型号AM188ES-33VIW的Datasheet PDF文件第75页浏览型号AM188ES-33VIW的Datasheet PDF文件第76页  
IA186ES/IA188ES  
Data Sheet  
8-Bit/16-Bit Microcontrollers  
November 15, 2011  
Bits [150]TC [150] DMA Transfer Count contains the transfer count for the  
respective DMA channel. Its value is decremented after each transfer.  
5.1.12 D1DSTH (0d6h) and D0DSTH (0c6h)  
The DMA DeSTination Address High Register. The 20-bit destination address consists of these  
4 bits combined with the 16 bits of the respective Destination Address Low Register. A DMA  
transfer requires that two complete 16-bit registers (high and low registers) be used for both the  
source and destination addresses of each DMA channel involved. These four registers must be  
initialized. Each address may be incremented or decremented independently of each other after  
each transfer. The addresses are incremented or decremented by two for word transfers and  
incremented or decremented by one for byte transfers. They are undefined at reset (see  
Table 28).  
Table 28. DMA Destination Address High Register  
15 14 13 12 11 10  
Reserved  
9
8
7
6
5
4
3
2
1
0
DDA19DDA16  
Bits [154]Reserved.  
Bits [30]DDA [1916] DMA Destination Address High bits are driven onto  
a19a16 during the write phase of a DMA transfer.  
5.1.13 DIDSTL (0d4h) and D0DSTL (0c4h)  
DMA DeSTination Address Low Register. The 16 bits of these registers are combined with the  
4 bits of the respective DMA Destination Address High Register to produce a 20-bit destination  
address. They are undefined at reset (see Table 29).  
Table 29. DMA Destination Address Low Register  
15 14 13 12 11 10  
9
8
7
6
5
4
3
2
1
0
DDA15DDA0  
Bits [150]DDA [150] DMA Destination Address Low bits are driven onto  
a19a16 during the write phase of a DMA transfer.  
5.1.14 D1SRCH (0d2h) and D0SRCH (0c2h)  
DMA SouRCe Address High Register. The 20-bit source address consists of these 4 bits  
combined with the 16 bits of the respective Source Address Low Register. A DMA transfer  
requires that two complete 16-bit registers in the PCB (high and low registers) be used for both  
the source and destination addresses of each DMA channel involved. Each channel requires that  
®
IA211050902-19  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.innovasic.com  
Customer Support:  
Page 72 of 154  
1-888-824-4184  
 复制成功!