欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM188ES-33VIW 参数 Datasheet PDF下载

AM188ES-33VIW图片预览
型号: AM188ES-33VIW
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器 [8-Bit/16-Bit Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 154 页 / 1714 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号AM188ES-33VIW的Datasheet PDF文件第69页浏览型号AM188ES-33VIW的Datasheet PDF文件第70页浏览型号AM188ES-33VIW的Datasheet PDF文件第71页浏览型号AM188ES-33VIW的Datasheet PDF文件第72页浏览型号AM188ES-33VIW的Datasheet PDF文件第74页浏览型号AM188ES-33VIW的Datasheet PDF文件第75页浏览型号AM188ES-33VIW的Datasheet PDF文件第76页浏览型号AM188ES-33VIW的Datasheet PDF文件第77页  
IA186ES/IA188ES  
Data Sheet  
8-Bit/16-Bit Microcontrollers  
November 15, 2011  
all four address registers be initialized. Each address may be independently incremented or  
decremented after each word transfer by 2 or by 1 for byte transfers. They are undefined at reset  
(see Table 30).  
Table 30. DMA Source Address High Register  
15 14 13 12 11 10  
Reserved  
9
8
7
6
5
4
3
2
1
0
DSA19DSA16  
Bits [154]Reserved.  
Bits [30]DSA [1916] DMA Source Address High bits are driven onto a19a16  
during the read phase of a DMA transfer.  
5.1.15 D1SRCL (0d0h) and D0SRCL (0c0h)  
DMA SouRCe Address Low Register. The 16 bits of these registers are combined with the 4 bits  
of the respective DMA Source Address High register to produce a 20-bit source address. They  
are undefined at reset (see Table 31).  
Table 31. DMA Source Address Low Register  
15 14 13 12 11 10  
9
8
7
6
5
4
3
2
1
0
DSA15DSA0  
Bits [150]DSA [150] DMA Source Address Low bits are placed onto a15a0  
during the read phase of a DMA transfer.  
5.1.16 MPCS (0a8h)  
MCS and PCS (MPCS) Auxiliary Register. Because this register controls more than one type of  
chip select, it is unlike other chip select control registers. The MPCS register contains  
information for mcs3_nmcs0_n, pcs6_npcs5_n, and pcs3_npcs0_n.  
The MPCS register also contains a bit that configures the pcs6_npcs5_n pins as either chip  
selects or as alternate sources for the a2 and a1 address bits. Either a1/a2 or pcs6_npcs5_n are  
selected to the exclusion of the other. When programmed for address bits, these outputs can be  
used to provide latched address bits for a2 and a1.  
The pcs6_npcs5_n pins are high and not active on processor reset. When the pcs6_npcs5_n  
are configured as address pins, an access to the MPCS register causes them to activate. They do  
not require corresponding access to the PACS register to be activated. The value of the MPCS  
register is undefined at reset (see Table 32).  
®
IA211050902-19  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.innovasic.com  
Customer Support:  
Page 73 of 154  
1-888-824-4184  
 复制成功!