欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM186EM-25VIW 参数 Datasheet PDF下载

AM186EM-25VIW图片预览
型号: AM186EM-25VIW
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器 [8-Bit/16-Bit Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 146 页 / 1574 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号AM186EM-25VIW的Datasheet PDF文件第47页浏览型号AM186EM-25VIW的Datasheet PDF文件第48页浏览型号AM186EM-25VIW的Datasheet PDF文件第49页浏览型号AM186EM-25VIW的Datasheet PDF文件第50页浏览型号AM186EM-25VIW的Datasheet PDF文件第52页浏览型号AM186EM-25VIW的Datasheet PDF文件第53页浏览型号AM186EM-25VIW的Datasheet PDF文件第54页浏览型号AM186EM-25VIW的Datasheet PDF文件第55页  
IA186EM/IA188EM  
Data Sheet  
8-Bit/16-Bit Microcontrollers  
February 25, 2011  
4.16.1 Interrupt Types  
Table 14 presents interrupt names, types, vector table address, End-of-Interrupt (EOI) type,  
overall priority, and related instructions.  
Table 14. Interrupt Types  
Interrupt Vector Table  
Overall  
Priority  
1
1A  
1B  
1
Related  
Instructions  
DIV, IDIV  
All  
Interrupt Name  
Type  
00h  
01h  
02h  
03h  
04h  
05h  
06h  
Address  
EOI Type  
NA  
a
00h  
Divide Error Exception  
b
04h  
NA  
Trace Interrupt  
Non-maskable Interrupt (NMI)  
08h  
0ch  
NA  
NA  
a
INT3  
INT0  
BOUND  
Breakpoint Interrupt  
a
10h  
NA  
1
INT0 Detected Overflow Exception  
a
14h  
NA  
1
Array Bounds Exception  
a
18h  
NA  
1
Undefined  
Opcodes  
Unused Opcode Exception  
a,c  
07h  
1ch  
NA  
1
ESC  
Opcodes  
ESC Opcode Exception  
d,e  
08h  
12h  
20h  
48h  
08h  
08h  
08h  
2A  
2B  
2C  
Timer 0 Interrupt  
d,e  
Timer 1 Interrupt  
d,e  
13h  
4ch  
Timer 2 Interrupt  
Reserved  
09h  
0ah  
24h  
28h  
e
0ah  
0bh  
0ch  
0dh  
0eh  
0fh  
10h  
11h  
14h  
3
DMA 0 Interrupt  
e
0bh  
2ch  
4
DMA 1 Interrupt  
INT0 Interrupt  
INT1 Interrupt  
INT2 Interrupt  
INT3 Interrupt  
0ch  
0dh  
0eh  
0fh  
30h  
34h  
38h  
3ch  
5
6
7
8
f
10h  
40h  
9
INT4 Interrupt  
f
11h  
44h  
9
Watchdog Timer Interrupt  
f
14h  
50h  
9
Asynchronous Serial Port Interrupt  
Reserved  
15h1fh  
54h7ch  
Note: If the priority levels are not changed, the default priority level will be used for the interrupt sources.  
a
Instruction execution generates interrupts.  
b
Performed in the same manner as for the 8086 and 8088.  
c
An ESC opcode causes a trap.  
d
Because only one IRQ is generated for the three timers, they share priority level with other sources. The  
timers have an interrupt priority order among themselves (2A > 2B > 2C).  
e
These interrupt types are programmable in slave mode.  
f
Not available in slave mode.  
®
IA211050831-19  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.Innovasic.com  
Customer Support:  
Page 51 of 146  
1-888-824-4184  
 
 复制成功!