欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAK-TC399XP-256F300S BC 参数 Datasheet PDF下载

SAK-TC399XP-256F300S BC图片预览
型号: SAK-TC399XP-256F300S BC
PDF下载: 下载PDF文件 查看货源
内容描述: [Infineon releases its second generation AURIX microcontroller in embedded flash 40 nm technology. It comes back with an increase in performance, memory sizes, connectivity and more scalability to address the new automotive trends and challenges. This family has more than 20 products to provide the most scalable portfolio of safety microcontrol­ler. In terms of performance, the highest end product TC39x offers 6 cores running at 300 MHz and up to 6.9 MBytes embedded RAM, and consuming below 2 W. ]
分类和应用:
文件页数/大小: 548 页 / 21256 K
品牌: INFINEON [ Infineon ]
 浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第364页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第365页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第366页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第367页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第369页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第370页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第371页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第372页  
TC39x BC/BD-Step  
Pin Definition and Functions: LFBGA-292 ADAS Package Variant Pin  
Table 2-59 Port 51 Functions (cont’d)  
Ball  
Symbol  
Ctrl. Buffer  
Function  
Type  
A8  
P51.3  
I
I
I
I
I
I
I
I
I
LVDS_R  
X / HighZ  
/ VEXT /  
ES  
RIF1_D2P  
LVDS RX Input (Data Bits of Channel #1)  
B7  
A7  
B6  
A6  
B5  
A5  
B4  
A4  
P51.4  
LVDS_R  
X / HighZ  
/ VEXT /  
ES  
RIF1_CLKN  
LVDS RX Input (inverted Serial Clock)  
P51.5  
LVDS_R  
X / HighZ  
/ VEXT /  
ES  
RIF1_CLKP  
LVDS RX Input (Serial Clock)  
P51.6  
LVDS_R  
X / HighZ  
/ VEXT /  
ES  
RIF1_FRP  
LVDS RX Input (FrameClock)  
P51.7  
LVDS_R  
X / HighZ  
/ VEXT /  
ES  
RIF1_FRN  
LVDS RX Input (inverted FrameClock)  
P51.8  
LVDS_R  
X / HighZ  
/ VEXT /  
ES  
RIF1_D3P  
LVDS RX Input (Data Bits of Channel #2)  
P51.9  
LVDS_R  
X / HighZ  
/ VEXT /  
ES  
RIF1_D3N  
LVDS RX Input (inverted Data Bits of Channel #2)  
P51.10  
LVDS_R  
X / HighZ  
/ VEXT /  
ES  
RIF1_D4P  
LVDS RX Input (Data Bits of Channel #3)  
P51.11  
LVDS_R  
X / HighZ  
/ VEXT /  
ES  
RIF1_D4N  
LVDS RX Input (inverted Data Bits of Channel #3)  
Table 2-60 Analog Inputs  
Ball  
Symbol  
Ctrl. Buffer  
Type  
Function  
T10  
AN0  
I
D / HighZ Analog Input 0  
/ VDDM  
EVADC_G0CH0  
EDSADC_EDS3PA  
Analog input channel 0, group 0  
Positive analog input channel 3, pin A  
Data Sheet  
368  
V 1.2, 2021-03  
OPEN MARKET VERSION  
 复制成功!