欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAK-TC399XP-256F300S BC 参数 Datasheet PDF下载

SAK-TC399XP-256F300S BC图片预览
型号: SAK-TC399XP-256F300S BC
PDF下载: 下载PDF文件 查看货源
内容描述: [Infineon releases its second generation AURIX microcontroller in embedded flash 40 nm technology. It comes back with an increase in performance, memory sizes, connectivity and more scalability to address the new automotive trends and challenges. This family has more than 20 products to provide the most scalable portfolio of safety microcontrol­ler. In terms of performance, the highest end product TC39x offers 6 cores running at 300 MHz and up to 6.9 MBytes embedded RAM, and consuming below 2 W. ]
分类和应用:
文件页数/大小: 548 页 / 21256 K
品牌: INFINEON [ Infineon ]
 浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第362页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第363页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第364页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第365页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第367页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第368页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第369页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第370页  
TC39x BC/BD-Step  
Pin Definition and Functions: LFBGA-292 ADAS Package Variant Pin  
Table 2-57 Port 34 Functions (cont’d)  
Ball  
Symbol  
Ctrl. Buffer  
Function  
Type  
U13  
P34.5  
I
FAST /  
PU1 /  
VEVRSB  
/ ES  
General-purpose input  
Mux input channel 7 of TIM module 5  
Mux input channel 7 of TIM module 4  
Mux input channel 7 of TIM module 2  
Slave SPI data input  
GTM_TIM5_IN7_9  
GTM_TIM4_IN7_12  
GTM_TIM2_IN7_9  
QSPI2_MTSRD  
ASCLIN8_ARXE  
P34.5  
Receive input  
O0  
O1  
O2  
O3  
O4  
O5  
O6  
O7  
General-purpose output  
GTM muxed output  
GTM_TOUT150  
ASCLIN8_ATX  
Transmit output  
Reserved  
QSPI2_MTSR  
Master SPI data output  
Reserved  
EVADC_FC7BFLOUT  
CCU60_COUT61  
IOM_MON1_4  
IOM_REF1_2  
Boundary flag output, FC channel 7  
T12 PWM channel 61  
Monitor input 1  
Reference input 1  
Table 2-58 Port 50 Functions  
Ball  
Symbol  
Ctrl. Buffer  
Type  
Function  
C2  
P50.0  
I
I
I
I
I
LVDS_R  
X / HighZ  
/ VEXT /  
ES  
RIF0_D1N  
LVDS RX Input (inverted Data Bits of Channel #0)  
C1  
D2  
D1  
E2  
P50.1  
LVDS_R  
X / HighZ  
/ VEXT /  
ES  
RIF0_D1P  
LVDS RX Input (Data Bits of Channel #0)  
P50.2  
LVDS_R  
X / HighZ  
/ VEXT /  
ES  
RIF0_D2N  
LVDS RX Input (inverted Data Bits of Channel #1)  
P50.3  
LVDS_R  
X / HighZ  
/ VEXT /  
ES  
RIF0_D2P  
LVDS RX Input (Data Bits of Channel #1)  
P50.4  
LVDS_R  
X / HighZ  
/ VEXT /  
ES  
RIF0_CLKN  
LVDS RX Input (inverted Serial Clock)  
Data Sheet  
366  
V 1.2, 2021-03  
OPEN MARKET VERSION  
 复制成功!