欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAK-TC399XP-256F300S BC 参数 Datasheet PDF下载

SAK-TC399XP-256F300S BC图片预览
型号: SAK-TC399XP-256F300S BC
PDF下载: 下载PDF文件 查看货源
内容描述: [Infineon releases its second generation AURIX microcontroller in embedded flash 40 nm technology. It comes back with an increase in performance, memory sizes, connectivity and more scalability to address the new automotive trends and challenges. This family has more than 20 products to provide the most scalable portfolio of safety microcontrol­ler. In terms of performance, the highest end product TC39x offers 6 cores running at 300 MHz and up to 6.9 MBytes embedded RAM, and consuming below 2 W. ]
分类和应用:
文件页数/大小: 548 页 / 21256 K
品牌: INFINEON [ Infineon ]
 浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第99页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第100页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第101页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第102页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第104页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第105页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第106页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第107页  
TC39x BC/BD-Step  
Pin Definition and Functions: LFBGA-516 Package Variant Pin Configuration  
Table 2-12 Port 22 Functions (cont’d)  
Ball  
Symbol  
Ctrl. Buffer  
Type  
Function  
V21  
P22.6  
I
SLOW /  
PU1 /  
VEXT /  
ES  
General-purpose input  
Mux input channel 2 of TIM module 3  
Mux input channel 6 of TIM module 2  
Master SPI data input  
Receive input  
GTM_TIM3_IN2_6  
GTM_TIM2_IN6_14  
QSPI0_MRSTC  
ASCLIN4_ARXC  
P22.6  
O0  
O1  
O2  
O3  
O4  
General-purpose output  
GTM muxed output  
Reserved  
GTM_TOUT132  
Reserved  
QSPI0_MRST  
IOM_MON2_0  
IOM_REF2_0  
CAN21_TXD  
Slave SPI data output  
Monitor input 2  
Reference input 2  
CAN transmit output node 1  
Reserved  
O5  
O6  
O7  
I
Reserved  
V22  
P22.7  
SLOW /  
PU1 /  
VEXT /  
ES  
General-purpose input  
Mux input channel 3 of TIM module 3  
Slave SPI clock inputs  
CAN receive input node 1  
General-purpose output  
GTM muxed output  
Shift clock output  
Reserved  
GTM_TIM3_IN3_7  
QSPI0_SCLKC  
CAN21_RXDF  
P22.7  
O0  
O1  
O2  
O3  
O4  
O5  
O6  
O7  
GTM_TOUT133  
ASCLIN4_ASCLK  
QSPI0_SCLK  
Master SPI clock output  
Reserved  
Reserved  
Reserved  
Data Sheet  
103  
V 1.2, 2021-03  
OPEN MARKET VERSION  
 复制成功!