欢迎访问ic37.com |
会员登录 免费注册
发布采购

PEB2091NV5.3 参数 Datasheet PDF下载

PEB2091NV5.3图片预览
型号: PEB2091NV5.3
PDF下载: 下载PDF文件 查看货源
内容描述: 集成电路通信( ISDN Echocancellation电路) [ICs for Communications(ISDN Echocancellation Circuit)]
分类和应用: 电信集成电路综合业务数字网通信
文件页数/大小: 299 页 / 1531 K
品牌: INFINEON [ Infineon ]
 浏览型号PEB2091NV5.3的Datasheet PDF文件第76页浏览型号PEB2091NV5.3的Datasheet PDF文件第77页浏览型号PEB2091NV5.3的Datasheet PDF文件第78页浏览型号PEB2091NV5.3的Datasheet PDF文件第79页浏览型号PEB2091NV5.3的Datasheet PDF文件第81页浏览型号PEB2091NV5.3的Datasheet PDF文件第82页浏览型号PEB2091NV5.3的Datasheet PDF文件第83页浏览型号PEB2091NV5.3的Datasheet PDF文件第84页  
PEB 2091  
PEF 2091  
Functional Description  
postpone the answer until after the internal reset, see "Monitor Procedure Time-Out  
(MTO)", page 55. Figure 28, page 78 illustrates the case where the response can be  
sent immediately.  
The procedure for the response is similar to that described in points 1 – 6 except for  
the transmission direction. It is assumed that the controller does not latch monitor  
data. For this reason one additional frame will be required for acknowledgment.  
Transmission of the 2nd monitor byte will be started by the IEC-Q in the frame  
immediately following the acknowledgment of the first byte. The IEC-Q does not delay  
the monitor transfer.  
3.6.3.2 Monitor Channel 1  
Monitor Channel 1 is only available in TE mode (DCL = 1.536 MHz).  
In stand-alone mode the Monitor 1 channel is ignored by the IEC-Q.  
In µP mode it can be accessed via the microprocessor interface to control an external  
device (e.g. SICOFI®, ARCOFI®). For a detailed description of the microprocessor  
interface access to the Monitor Channel see "Monitor Channel Access", page 101.  
3.6.3.3 Monitor Procedure Time-Out  
Note 17: This feature is only available for the active Monitor Channel, see "Active  
Monitor Channel", page 76.  
The IEC-Q can operate with or without the "Monitor Procedure Time-out" feature. For  
mode setting see "Monitor Procedure Time-Out (MTO)", page 55.  
With the MTO-function enabled, the monitor routine is reset twice per U-superframe (see  
"U -Frame Structure", page 67 for definition). The resets are performed at the start of the  
first and 49th IOM®-2-frame (see Figure 30). Every reset sets both handshake bits of  
DOUT to the idle state (MR and MX set to high) thereby preventing lock-up situations.  
Monitor Channel transmitter and receiver are reset synchronously.  
With the MTO-function disabled no internal resets are performed. This eliminates the  
restrictions described in the following paragraphs, requires however an external  
controller to prevent lock-up situations in the Monitor Channel.  
Semiconductor Group  
80  
Data Sheet 01.99