PEB 2091
PEF 2091
Functional Description
3.6.2.2 C/I Channel 1
C/I Channel 1 (C/I1) is only available in TE mode (DCL = 1.536 MHz). The channel
consists of six bits in each direction.
In stand-alone mode the C/I1 channel is ignored by the U transceiver.
In µP mode it can be accessed via registers CIWI/U and CIRI/U (see "C/I Channel
Access", page 100).
3.6.3
IOM®-2 Monitor Channel
The Monitor Channel protocol is a full duplex handshake protocol used for programming
and monitoring devices in the active Monitor Channel or on Monitor Channel 1 in the TE
mode. These can include the IEC-Q itself as well as external devices connected to the
IOM®-2 interface.
The Monitor Channel consists of 8 bits, located at position 17-24 of every time slot. For
handshake control bits MR and MX at positions 31 and 32 of every time slot are used
(see Figure 24, page 71).
3.6.3.1 Active Monitor Channel
The active Monitor Channel is available in all operational modes. The IEC-Q is always
controlled and monitored via active Monitor Channel.
In stand-alone mode the Monitor Channel is controlled by an external device, e.g. the
ICC, 3PAC, IPAC or ISAR, EPIC®, ELIC®.
In µP mode the Monitor Channel can either be controlled by an external device or via the
microprocessor interface. For a description on how to access the active Monitor Channel
via the µP-interface please refer to "Monitor Channel Access", page 101.
Structure of Monitor messages
Monitor messages sent to the IEC-Q are always 2 bytes long, monitor messages
returned by the IEC-Q are 2 or 4 bytes long depending on the command. 4 byte long
return messages (internal register data) are issued via 2 messages containing 2 bytes
each. Table 11 below shows the general structure of 2 bytes monitor messages.
Table 11
General Monitor Channel Structure
1. Byte
2. Byte
A3 A2 A1 A0
Address
D11 D10 D9 D8
Data
D7 D6 D5 D4
Data
D3 D2 D1 D0
data
Semiconductor Group
76
Data Sheet 01.99
INFINEON [ Infineon ]
