ICS1562B
User Programmable Differential Output Graphics Clock Generator
ICS1562B
TSD
Register Mapping - ICS1562B-001 (Parallel Programming Option)
NOTE: IT IS NOT NECESSARY TO UNDERSTAND THE FUNCTION OF THESE BITS TO USE THE ICS1562B. PC SOFTWARE IS AVAILABLE
FROM ICS TO AUTOMATICALLY GENERATE ALL REGISTER VALUES BASED ON REQUIREMENTS. CONTACT FACTORY FOR DETAILS.
REG#
0
1
1
2
BIT(S)
0-3
0-2
3
0-3
BIT REF.
R[0]..R[3]
R[4]..R[6]
REFPOL
A[0]..A[3]
DESCRIPTION
Reference divider modulus control bits
Modulus = value + 1
PLL locks to the rising edge of XTAL1 input when REFPOL=1 and
to the falling edge of XTAL1 when REFPOL=0.
Controls A counter. When set to zero, modulus=7. Otherwise,
modulus=7 for “value” underflows of the prescaler, and modulus=6
thereafter until M counter underflows.
M counter control bits
Modulus = value + 1
External feedback polarity control bit. The PLL will lock to the falling
edge of EXTFBK when FBKPOL=1 and to the rising edge of
EXTFBK when FBKPOL=0.
Doubles modulus of dual-modulus prescaler (from 6/7 to 12/14).
Sets N1 modulus according to this table. These bits are set to imple-
ment a divide-by-four on power-up.
3
4
4
0-3
0-1
2
M[0]..M[3]
M[4]..M[5]
FBKPOL
4
5
3
0-3
DBLFREQ
N1[0]..N1[3]
N1[3]
0
0
0
0
0
0
0
0
1
1
1
1
X=Don’t Care
N1[2]
0
0
0
0
1
1
1
1
X
X
X
X
N1[1]
0
0
1
1
0
0
1
1
0
0
1
1
N1[0]
0
1
0
1
0
1
0
1
0
1
0
1
RATIO
3
4
4
5
6
8
8
10
12
16
16
20
8
IDT™ / ICS™
User Programmable Differential Output Graphics Clock Generator
8
ICS1562B
IDT [ INTEGRATED DEVICE TECHNOLOGY ]
