欢迎访问ic37.com |
会员登录 免费注册
发布采购

1562BM-001T 参数 Datasheet PDF下载

1562BM-001T图片预览
型号: 1562BM-001T
PDF下载: 下载PDF文件 查看货源
内容描述: [Video Clock Generator, 260MHz, CMOS, PDSO16, 0.150 INCH, SKINNY, SOIC-16]
分类和应用: 时钟光电二极管外围集成电路晶体
文件页数/大小: 21 页 / 515 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号1562BM-001T的Datasheet PDF文件第8页浏览型号1562BM-001T的Datasheet PDF文件第9页浏览型号1562BM-001T的Datasheet PDF文件第10页浏览型号1562BM-001T的Datasheet PDF文件第11页浏览型号1562BM-001T的Datasheet PDF文件第13页浏览型号1562BM-001T的Datasheet PDF文件第14页浏览型号1562BM-001T的Datasheet PDF文件第15页浏览型号1562BM-001T的Datasheet PDF文件第16页  
ICS1562B
User Programmable Differential Output Graphics Clock Generator  
TSD  
BIT(S)  
13-14  
BIT REF.  
S[0]..S[1]  
DESCRIPTION  
PLL post-scaler/test mode select bits.  
S[1] S[0]  
DESCRIPTION  
Post-scaler=1. F(CLK)=F(PLL). The output of the N1 divider  
drives the LOAD output which, in turn, drives the N2 divider.  
Post-scaler=2. F(CLK)=F(PLL)/2. The output of the N1 divider  
drives the LOAD output which, in turn, drives the N2 divider.  
Post-scaler=4. F(CLK)=F(PLL)/4. The output of the N1 divder  
drives the LOAD output which, in turn, drives the N2 divider.  
0
0
1
1
0
1
0
1
AUXEN CLOCK MODE. The AUXCLK bit drives the differential  
outputs CLK+ and CLK- and the AUXN1 bit drives the LOAD  
output which, in turn, drives the N2 divider.  
15  
16  
AUX_CLK  
AUX_N1  
When in the AUXEN clock mode, this bit controls the differential outputs.  
When in the AUXEN clock mode, this bit controls the N1 output (and  
consequently the N2 output according to its programming). When not in  
the AUXEN clock mode, this bit, if set to one, will override the N1 divider  
modulus and output the VCO frequency divided by two [F(PLL)/2] at the  
LOAD output.  
17-24  
28  
N2[0]..N2[7]  
N2[8]  
Sets the modulus of the N2 divider. The input of the N2 divider is the  
output of the N1 divider in all clock modes except AUXEN.  
25-27  
V[0]..V[2]  
Sets the gain of VCO according to this table.  
V[2]  
V[1]  
V[0]  
VCO GAIN  
(MHz/VOLT)  
1
1
1
1
0
0
1
1
0
1
0
1
30  
45  
60  
80  
29-30  
P[0]..P[1]  
Sets the gain of the phase detector according to this table.  
P[1]  
0
P[0]  
0
GAIN (uA/radian)  
0.05  
0.15  
0.5  
0
1
1
0
1
1
1.5  
31  
32  
RESERVED  
P[2]  
Set to zero.  
Phase detector tuning bit. Should normally be set to one.  
IDT™ / ICS™ User Programmable Differential Output Graphics Clock Generator  
ICS1562B  
12