欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS1893BYI-10LF 参数 Datasheet PDF下载

ICS1893BYI-10LF图片预览
型号: ICS1893BYI-10LF
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3 -V的10Base -T / 100BASE - TX集成PHYceiver [3.3-V 10Base-T/100Base-TX Integrated PHYceiver]
分类和应用:
文件页数/大小: 143 页 / 1665 K
品牌: ICSI [ INTEGRATED CIRCUIT SOLUTION INC ]
 浏览型号ICS1893BYI-10LF的Datasheet PDF文件第103页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第104页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第105页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第106页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第108页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第109页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第110页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第111页  
ICS1893BY-10 - Release  
Chapter 8 Pin Diagram, Listings, and Descriptions  
8.3.4.1 MAC/Repeater Interface Pins for Media Independent Interface  
Table 8-5 lists the MAC/Repeater Interface pin descriptions for the MII.  
Table 8-5. MAC/Repeater Interface Pins: Media Independent Interface (MII)  
Pin  
Pin  
Pin  
Pin Description  
Name Number  
Type  
COL 49  
Output Collision (Detect).  
The ICS1893BY-10 asserts a signal on the COL pin when the  
ICS1893BY-10 detects receive activity while transmitting (that is, while the  
TXEN signal is asserted by the MAC/repeater, that is, when transmitting).  
When the mode is:  
10Base-T, the ICS1893BY-10 detects receive activity by monitoring  
the un-squelched MDI receive signal.  
100Base-TX, the ICS1893BY-10 detects receive activity when there  
are two non-contiguous zeros in any 10-bit symbol derived from the  
MDI receive data stream.  
Note:  
1. The signal on the COL pin is not synchronous to either RXCLK or  
TXCLK.  
2. In full-duplex mode, the COL signal is disabled and always remains  
low.  
3. The COL signal is asserted as part of the signal quality error (SQE)  
test. This assertion can be suppressed with the SQE Test Inhibit bit (bit  
18.2).  
CRS  
50  
Output Carrier Sense.  
When the ICS1893BY-10 mode is:  
Half-duplex, the ICS1893BY-10 asserts a signal on its CRS pin when it  
detects either receive or transmit activity.  
Either full-duplex or Repeater mode, the ICS1893BY-10 asserts a  
signal on its CRS pin only in response to receive activity.  
Note: The signal on the CRS pin is not synchronous to the signal on  
either the RXCLK or TXCLK pin.  
MDC  
31  
30  
Input  
Management Data Clock.  
The ICS1893BY-10 uses the signal on the MDC pin to synchronize the  
transfer of management information between the ICS1893BY-10 and the  
Station Management Entity (STA), using the serial MDIO data line. The  
MDC signal is sourced by the STA.  
MDIO  
Input/ Management Data Input/Output.  
Output The signal on this pin can be tri-stated and can be driven by one of the  
following:  
A Station Management Entity (STA), to transfer command and data  
information to the registers of the ICS1893BY-10.  
The ICS1893BY-10, to transfer status information.  
All transfers and sampling are synchronous with the signal on the MDC  
pin.  
Note: If the ICS1893BY-10 is to be used in an application that uses the  
mechanical MII specification, MDIO must have a 1.5 k5%  
pull-up resistor at the ICS1893BY-10 end and a 2 k5%  
pull-down resistor at the station management end. (These resistors  
enable the station management to determine if the connection is  
intact.)  
ICS1893BY-10 Rev A 3/24/04  
March, 2004  
Copyright © 2004, Integrated Circuit Systems, Inc.  
All rights reserved.  
107  
 复制成功!