欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC-MH8_11 参数 Datasheet PDF下载

IC-MH8_11图片预览
型号: IC-MH8_11
PDF下载: 下载PDF文件 查看货源
内容描述: 12几分棱角霍尔编码器 [12 BIT ANGULAR HALL ENCODER]
分类和应用: 编码器
文件页数/大小: 25 页 / 703 K
品牌: ICHAUS [ IC-HAUS GMBH ]
 浏览型号IC-MH8_11的Datasheet PDF文件第2页浏览型号IC-MH8_11的Datasheet PDF文件第3页浏览型号IC-MH8_11的Datasheet PDF文件第4页浏览型号IC-MH8_11的Datasheet PDF文件第5页浏览型号IC-MH8_11的Datasheet PDF文件第7页浏览型号IC-MH8_11的Datasheet PDF文件第8页浏览型号IC-MH8_11的Datasheet PDF文件第9页浏览型号IC-MH8_11的Datasheet PDF文件第10页  
iC-MH8
12 BIT ANGULAR HALL ENCODER
nar y
limi
pre
Rev A0.9, Page 6/25
ELECTRICAL CHARACTERISTICS
Operating conditions:
VPA, VPD = 5 V ±10 %, VNA=VND, Tj = -40...125 °C, IBM adjusted to 200 µA , 4 mm NdFeB magnet, unless otherwise noted
Item
No.
407
Symbol
Vosr
Parameter
Reference voltage offset com-
pensation
System Clock
Sinus/Digital-Converter Clock
Sinus/Digital-Converter Resolu-
tion
Absolute Angular Accuracy
Relative Angular Accuracy
Vpp() = 4 V, adjusted
with reference to an output periode at A, B.
CFGRES=0x2, ENF=1, PRM=0, HCLH=1,
GAING=0x0, Vpp(SIN/COS) = 4 Vpp.
see Fig. 17
CFGMTD = 0x0, CFGRES=0x0
CFGMTD = 0x7, CFGRES=0x0
V(SLO) = V(VPD)
V(),
I(SLO) = 4 mA
I(SLO) = 4 mA to VND
V(SLO) = V(VND), 25°C
V(SLO) = V(VPD), 25°C
CL = 50 pF
CL = 50 pF
0.8
140
V() = 0...VPD
1 V
6
-60
250
30
-30
60
-6
10
Threshold Voltage High VZAP,
PTE
Threshold Voltage Low VZAP,
PTE
Hysteresis
Threshold Voltage Nozap VZAP
Threshold Voltage Zap VZAP
Zapping voltage
Diode voltage, zapped
Diode voltage, unzapped
3
30
with reference to VND
I() = 4 mA , with reference to VND
with reference to VND
Vt()hys = Vt()hi
Vt()lo
V(NERR) = 0...VPD
1 V
V(NERR) = V(VPD), Tj = 25°C
CL = 50 pF
0.8
140
-800
250
-300
50
-80
80
60
55
2
0.4
with reference to VND
with reference to VND
Vt()hys = Vt()hi
Vt()lo
V() = V(VZAP)
V(VPA), V(VPA) = 5 V ±5 %,
at chip temperature 27 °C
V() = V(VZAP)
V(VPA), V(VPA) = 5 V ±5 %,
at chip temperature 27 °C
PROG = ’1’
6.9
7.0
0.8
140
0.7
1.2
7.1
2
250
2
-90
-50
50
80
60
60
2
-0.35
±
10
Bias Current adjusted
Bias Current adjusted
Conditions
Min.
475
Typ.
500
Max.
525
mV
Unit
Clock Generation
501
502
601
602
603
f()sys
f()sdc
RESsdc
AAabs
AArel
0.85
13.5
1.0
16
12
0.35
1.2
18
MHz
MHz
Bit
Deg
%
Sin/Digital Converter
604
f()ab
Output frequency at A, B
2.0
0.25
0.4
0.4
MHz
MHz
V
V
mA
mA
ns
ns
V
V
mV
µA
µA
MHz
V
V
mV
V
V
V
V
V
kΩ
V
V
V
mV
µA
mA
ns
Serial Interface, Digital Outputs MA, SLO, SLI
701
702
703
704
705
706
707
708
709
710
711
712
801
802
803
804
805
806
807
808
809
901
902
903
904
905
906
907
Vs(SLO)hi Saturation Voltage High
Vs(SLO)lo Saturation Voltage Low
Isc(SLO)hi Short-Circuit Current High
Isc(SLO)lo Short-Circuit Current Low
tr(SLO)
tf(SLO)
Vt()hi
Vt()lo
Vt()hys
Ipd()
Ipu(MA)
f(MA)
Vt()hi
Vt()lo
Vt()hys
Vt()nozap
Vt()zap
V()zap
V()zpd
V()uzpd
Rise Time SLO
Fall Time SLO
Threshold Voltage High: MA, SLI
Threshold Voltage Low: MA, SLI
Threshold Hysteresis: MA, SLI
Pull-Down Current: MA, SLI
Zapping and Test
Rpd()VZAP Pull-Down Resistor at VZAP
Vt()hi
Vs()lo
Vt()lo
Vt()hys
Ipu()
Isc()lo
tf()hilo
Input Threshold Voltage High
Saturation Voltage Low
Input Threshold Voltage Low
Input Hysteresis
Pull-up Current Source
Short circuit current Lo
Decay time
NERR Output