欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC-JXMQFP52 参数 Datasheet PDF下载

IC-JXMQFP52图片预览
型号: IC-JXMQFP52
PDF下载: 下载PDF文件 查看货源
内容描述: 16倍, 24 V与μC接口高侧驱动器 [16-FOLD 24 V HIGH-SIDE DRIVER WITH μC INTERFACE]
分类和应用: 驱动器
文件页数/大小: 36 页 / 603 K
品牌: ICHAUS [ IC-HAUS GMBH ]
 浏览型号IC-JXMQFP52的Datasheet PDF文件第20页浏览型号IC-JXMQFP52的Datasheet PDF文件第21页浏览型号IC-JXMQFP52的Datasheet PDF文件第22页浏览型号IC-JXMQFP52的Datasheet PDF文件第23页浏览型号IC-JXMQFP52的Datasheet PDF文件第25页浏览型号IC-JXMQFP52的Datasheet PDF文件第26页浏览型号IC-JXMQFP52的Datasheet PDF文件第27页浏览型号IC-JXMQFP52的Datasheet PDF文件第28页  
iC-JX  
16-FOLD 24 V HIGH-SIDE DRIVER WITH µC INTERFACE  
Rev C1, Page 24/36  
Control Word 4 (filter settings for overcurrent message)  
Adr. 0x1A  
reset entry : 0x00  
Nibble3  
3
Nibble2  
2
Nibble1  
1
Nibble0  
0
Bit  
Name  
7
EOI  
6
-
5
-
4
BYPSCF SCF3  
SCF2  
SCF1  
SCF0  
Bit7  
EOI  
0
1
No effect  
(r)  
"DELETE"s the interrupt message (change-of-input message;  
interrupt status register, overcurrent message)  
accepts successive interrupts from the pipeline, deletes the  
messages at NINT resp. D1/SOC or D2/SOB when the pipeline is empty.  
Bit automatically resets to ’0’.  
Bit4  
BYPSCF  
0
1
Filters for the overcurrent message are active  
Bypass for the filters: overcurrent messages are reprocessed in their unfiltered state.  
(r)  
Nibble 3  
Bit3  
SCF3  
0
1
Overcurrent message with 2.3ms filtering  
Overcurrent message with 4.6ms filtering  
Gives the filter times with the clock frequency at SECLK 1, i.e. 1.25MHz:  
2.3ms aus (2689.5 ± 192) tc(SECLK) bzw.  
4.6ms aus (5378.5 ± 384) tc(SECLK)  
Nibble 2  
(r)  
Bit2  
SCF2  
0
1
Overcurrent message with 2.3ms filtering  
Overcurrent message with 4.6ms filtering  
Nibble 1  
Overcurrent message with 2.3ms filtering  
Overcurrent message with 4.6ms filtering  
Nibble 0  
(r)  
(r)  
(r)  
Bit1  
SCF1  
0
1
Bit1  
SCF0  
0
1
Overcurrent message with 2.3ms filtering  
Overcurrent message with 4.6ms filtering  
1. SECLK: see control word 3B on page 23  
Control Word 5 (selects I/O stage for ADC-measurements)  
Adr. 0x1B  
reset entry : 0x00  
0
Bit  
Name  
7
-
6
-
5
-
4
-
3
2
1
SELES3  
SELES2  
SELES1  
SELES0  
Bit3..0  
SELES3..0  
SELES3  
SELES2  
SELES1  
SELES0  
Selection of I/O stage  
I/O stage 1  
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
(r)  
I/O stage 2  
I/O stage 3  
I/O stage 4  
I/O stage 5  
I/O stage 6  
I/O stage 7  
I/O stage 8  
I/O stage 9  
I/O stage 10  
I/O stage 11  
I/O stage 12  
I/O stage 13  
I/O stage 14  
I/O stage 15  
I/O stage 16  
 复制成功!