欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM3229P2035 参数 Datasheet PDF下载

IBM3229P2035图片预览
型号: IBM3229P2035
PDF下载: 下载PDF文件 查看货源
内容描述: [Packet Routing Switch, CMOS, CBGA360, 25 X 25 MM, CERAMIC, BGA-360]
分类和应用: 电信电信集成电路
文件页数/大小: 154 页 / 1172 K
品牌: IBM [ IBM ]
 浏览型号IBM3229P2035的Datasheet PDF文件第95页浏览型号IBM3229P2035的Datasheet PDF文件第96页浏览型号IBM3229P2035的Datasheet PDF文件第97页浏览型号IBM3229P2035的Datasheet PDF文件第98页浏览型号IBM3229P2035的Datasheet PDF文件第100页浏览型号IBM3229P2035的Datasheet PDF文件第101页浏览型号IBM3229P2035的Datasheet PDF文件第102页浏览型号IBM3229P2035的Datasheet PDF文件第103页  
IBM3229P2035  
Advance  
IBM Packet Routing Switch Serial Interface Converter  
Bits/  
Word  
Bits/  
Bytes  
Name  
IBFC  
Description  
In Band Flow Control (Out of Band Flow Control is default)  
1
OQG and SMG information are carried in the packet header of each egress  
packet. On ingress the in band TxPause is extracted from the packet qualifier  
and provided to the egress FIFO flow control mechanism to control the IBM  
28.4 G Packet Routing Switch SND_GRANT interface line.  
23  
7
0
Out of Band Flow control (also used for switch loopback)  
Select the plane in service in case Forcepath bit 21 is enabled.  
22  
21  
6
5
SelectX/Y  
Forcepath  
0
1
X in service  
Y in service.  
1
0
Force plane in use through this register bit 22. Otherwise it is through Inser-  
vice lines  
Normal operation  
Senses in which backplane slot the converter is plugged. It is directly mapped to  
Slot_IDn[4:0]  
20-16  
15-14  
4-0  
7-6  
SlotID  
0
1
Corresponding bit is asserted  
Correspinding bit is deasserted  
Switch_Y Clock selector:  
11  
10  
01  
00  
Normal: selects Switch Fabric Y clock for Switch Y interface  
Selects external TEST_CLK oscillator for switch Y interface  
Selects external MP_CLK oscillator for switch Y interface  
SWY_TC_source_enb_l[1:0]  
Selects Force Clock 1for switch interface Y (may be used for clock miss  
detection)  
13-11  
10  
5-3  
2
Unused  
1
0
Validates TxData on egress PE interface  
Normal operation  
DisableTXenable  
ResetPE  
9
1
Unused  
1
0
Reset PE interface and all Registers, except this one. Does not reset Micro-  
processor front end, PLL register, or reset register  
8
0
Normal operation  
1
0
Normal operation  
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
YDASLDREn  
XDASLDrEn  
YM3Reset  
XM3Reset  
YDASLReset  
XDASLReset  
YReset  
Y path DASL Driver Enable. Same result as interface line DASL_DRV_ENB  
1
0
Normal operation  
X path DASL Driver Enable. Same result as interface line DASL_DRV_ENB  
1
0
M3 reset SDC Path Y Reset  
Normal operation  
1
0
M3 reset SDC Path X Reset  
Normal operation  
1
0
DASL Path Y Reset  
Normal operation  
1
0
DASL Path X Reset  
Normal operation  
1
0
Reset Path Y  
Normal operation  
1
0
Reset Path X  
Xreset  
Normal operation  
prssi.02.fm  
Converter Configuration Table Registers  
Page 99 of 154  
March 1, 2001  
 复制成功!