欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM3229P2035 参数 Datasheet PDF下载

IBM3229P2035图片预览
型号: IBM3229P2035
PDF下载: 下载PDF文件 查看货源
内容描述: [Packet Routing Switch, CMOS, CBGA360, 25 X 25 MM, CERAMIC, BGA-360]
分类和应用: 电信电信集成电路
文件页数/大小: 154 页 / 1172 K
品牌: IBM [ IBM ]
 浏览型号IBM3229P2035的Datasheet PDF文件第114页浏览型号IBM3229P2035的Datasheet PDF文件第115页浏览型号IBM3229P2035的Datasheet PDF文件第116页浏览型号IBM3229P2035的Datasheet PDF文件第117页浏览型号IBM3229P2035的Datasheet PDF文件第119页浏览型号IBM3229P2035的Datasheet PDF文件第120页浏览型号IBM3229P2035的Datasheet PDF文件第121页浏览型号IBM3229P2035的Datasheet PDF文件第122页  
IBM3229P2035  
IBM Packet Routing Switch Serial Interface Converter  
Advance  
Table 28: Miscellaneous External Signals  
Input/  
Output  
Name  
POR  
Level  
LVTTL  
LVTTL  
Description  
Notes  
1
Input  
Creates a hardware reset of the converter (flush LSSD).  
Slot_IDN_4...  
Slot_IDN_0  
Hardware Slot ID. These bits are directly mapped to the SlotID Con-  
trol Register @A0 bits 20-16.  
Input  
1
Adapter Port Available (APA) signal sent to the switch board X. This  
bit is directly mapped, with inversion, from the X Adapter Port Avail-  
able Register @08 bit 19  
APAN_X  
APAN_Y  
Output  
LVTTL  
LVTTL  
Adapter Port Available (APA) signal sent to the switch board Y. This  
bit is directly mapped from the Y Adapter Port Available Register  
@28 bit 19  
Output  
Fabric Port Available (FPA). This bit is directly mapped to the XFPA  
Control Register @88 bit 2.  
FPAN_X  
FPAN_Y  
Input  
Input  
LVTTL  
LVTTL  
1
1
Fabric Port Available (FPA). This bit is directly mapped to the YFPA  
Control Register @88 bit 6.  
Fabric X in service selects which plane/clock is currently in use. This  
bit is directly mapped, with inversion, to the XInService Control Reg-  
ister @88 bit 0.  
SWITCH_X_IN  
SERVICE  
Input  
Input  
Input  
Input  
LVTTL  
LVTTL  
LVTTL  
LVTTL  
1
1
1
1
Fabric Y in service selects which plane/clock is currently in use. This  
bit is directly mapped, with inversion, to the YInService Control Reg-  
ister @88 bit 4.  
SWITCH_Y_IN  
SERVICE  
Fabric X detects that the switch board has been inserted into the  
backplane and that a switch clock should be present. This bit is  
directly mapped to the switch present Control Register @88 bit 3.  
SWITCH_X_PR  
ESENT  
Fabric Y detects when a switch board is inserted into the backplane  
and that a switch clock should be present. This bit is directly mapped  
to the switch present Control Register @88 bit 7.  
SWITCH_Y_PR  
ESENT  
1. An internal pull-up resistor forces the inactive state.  
Figure 36: Switch Present Detection  
vcc  
vcc  
10 K  
14 K  
GND  
1 K  
Switch Present  
RCV  
IBM Packet Routing Switch  
Serial Interface Converter  
Switch Board  
Backplane  
I/O Definition and Package Pin Assignment  
Page 118 of 154  
prssi.02.fm  
March 1, 2001  
 
 复制成功!