欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM25PPC750L-GB500AD2R 参数 Datasheet PDF下载

IBM25PPC750L-GB500AD2R图片预览
型号: IBM25PPC750L-GB500AD2R
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microprocessor, 32-Bit, 500MHz, CMOS, CBGA360,]
分类和应用: 外围集成电路
文件页数/大小: 54 页 / 1135 K
品牌: IBM [ IBM ]
 浏览型号IBM25PPC750L-GB500AD2R的Datasheet PDF文件第29页浏览型号IBM25PPC750L-GB500AD2R的Datasheet PDF文件第30页浏览型号IBM25PPC750L-GB500AD2R的Datasheet PDF文件第31页浏览型号IBM25PPC750L-GB500AD2R的Datasheet PDF文件第32页浏览型号IBM25PPC750L-GB500AD2R的Datasheet PDF文件第34页浏览型号IBM25PPC750L-GB500AD2R的Datasheet PDF文件第35页浏览型号IBM25PPC750L-GB500AD2R的Datasheet PDF文件第36页浏览型号IBM25PPC750L-GB500AD2R的Datasheet PDF文件第37页  
PowerPC 740 and PowerPC 750 Microprocessor  
CMOS 0.20 µm Copper Technology, PID-8p, PPC740L and PPC750L, dd3.2  
Pinout Listing for the PowerPC 750 360 CBGA Package  
Signal Name  
Pin Number  
Active  
High  
I/O  
I/O  
A[0:31]  
A13, D2, H11, C1, B13, F2, C13, E5, D13, G7, F12, G3, G6, H2, E2,  
L3, G5, L4, G4, J4, H7, E1, G2, F3, J7, M3, H3, J2, J6, K3, K2, L2  
AACK  
ABB  
N3  
Low  
Low  
High  
Low  
Input  
I/O  
I/O  
I/O  
L7  
AP[0:3]  
ARTRY  
C4, C5, C6, C7  
L6  
1
A8  
AVDD  
BG  
BR  
H1  
E7  
Low  
Low  
Input  
Output  
Input  
2
2
BVSEL  
W01  
CKSTP_OUT  
CI  
D7  
C2  
B8  
E3  
K5  
G1  
K1  
D1  
Low  
Low  
Low  
Output  
Output  
Input  
Output  
I/O  
CKSTP_IN  
CLKOUT  
DBB  
Low  
Low  
Low  
Low  
High  
DBDIS  
DBG  
Input  
Input  
Input  
I/O  
DBWO  
DH[0:31]  
W12, W11, V11, T9, W10, U9, U10, M11, M9, P8, W7, P9, W9, R10,  
W6, V7, V6, U8, V9, T7, U7, R7, U6, W5, U5, W4, P7, V5, V4, W3,  
U4, R5  
DL[0:31]  
M6, P3, N4, N5, R3, M7, T2, N6, U2, N7, P11, V13, U12, P12, T13,  
W13, U13, V10, W8, T11, U11, V12, V8, T1, P1, V1, U1, N1, R2, V3,  
U3, W2  
High  
I/O  
DP[0:7]  
DRTRY  
GBL  
L1, P2, M2, V2, M1, N2, T3, R1  
High  
Low  
Low  
I/O  
Input  
I/O  
H6  
B1  
GND  
D10, D14, D16, D4, D6, E12, E8, F4, F6, F10, F14, F16, G9, G11,  
H5, H8, H10, H12, H15, J9, J11, K4, K6, K8, K10, K12, K14, K16,  
L9, L11, M5, M8, M10, M12, M15, N9, N11, P4, P6, P10, P14, P16,  
R8, R12, T4, T6, T10, T14, T16  
HRESET  
INT  
B6  
Low  
Low  
High  
Input  
Input  
Input  
C11  
F8  
3
L1_TSTCLK  
L2ADDR[0:16]  
L17, L18, L19, M19, K18, K17, K15, J19, J18, J17, J16, H18, H17,  
J14, J13, H19, G18  
High  
Output  
L2AVDD  
L2CE  
L13  
P17  
N15  
Low  
Output  
Output  
L2CLKOUTA  
Page 33  
Version 2.0  
9/6/2002  
 复制成功!