欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM11M4730HB-70 参数 Datasheet PDF下载

IBM11M4730HB-70图片预览
型号: IBM11M4730HB-70
PDF下载: 下载PDF文件 查看货源
内容描述: [Memory IC, 4MX72, CMOS, PDMA168]
分类和应用: 光电二极管
文件页数/大小: 26 页 / 284 K
品牌: IBM [ IBM ]
 浏览型号IBM11M4730HB-70的Datasheet PDF文件第2页浏览型号IBM11M4730HB-70的Datasheet PDF文件第3页浏览型号IBM11M4730HB-70的Datasheet PDF文件第4页浏览型号IBM11M4730HB-70的Datasheet PDF文件第5页浏览型号IBM11M4730HB-70的Datasheet PDF文件第6页浏览型号IBM11M4730HB-70的Datasheet PDF文件第7页浏览型号IBM11M4730HB-70的Datasheet PDF文件第8页浏览型号IBM11M4730HB-70的Datasheet PDF文件第9页  
IBM11M1730BB1M x 72 E10/10, 3.3V, Au.
IBM11M4730H
IBM11M4730HB
4M x 72 DRAM MODULE
Features
• 168 Pin JEDEC Standard, 8 Byte Dual In-line
Memory Module
• 4Mx72 (Dual Bank) Fast Page Mode DIMM
• Performance:
-60
t
RAC
t
CAC
t
AA
t
RC
t
PC
RAS Access Time
CAS Access Time
Access Time From Address
Cycle Time
Fast Page Mode Cycle Time
60ns
20ns
35ns
110ns
40ns
-70
70ns
25ns
40ns
130ns
45ns
• Au contacts
• Optimized for ECC applications
• System Performance Benefits:
-Buffered inputs (except RAS, Data)
-Reduced noise (32 V
SS
/V
CC
pins)
-Buffered PDs
• Fast Page Mode, Read-Modify-Write Cycles
• Refresh Modes: RAS-Only, CBR and Hidden
Refresh
• 2048 refresh cycles distributed across 32ms
• 11/10 addressing (Row/Column)
• Card size: 5.25" x 1.5" x 0.157"
• DRAM
S
in TSOP Package
• All inputs and outputs are LVTTL (3.3V) or TTL
(5.0V) compatible
• Single 3.3V
±
0.3V or 5.0V
±
0.5V Power Supply
Description
IBM11M4730H is an industry standard 168-pin
8-byte Dual In-line Memory Module (DIMM) which is
organized as a 4Mx72 high speed memory array,
designed for ECC applications, and is configured as
2 2Mx72 banks. The DIMM uses 18 2Mx8 DRAMs in
TSOP packages.
Improved system performance is provided by the
on-DIMM buffering of selected input signals. The
specified timings include all buffer, net and skew
delays, which simplifies the memory subsystem
design analysis. The data and
RAS
signals are not
buffered, which preserves the DRAM access specifi-
cations of 60ns and 70ns.
Presence Detect (PD) and Identification Detect (ID)
bits provide information about the DIMM density,
addressing, performance and features. PD bits can
be dotted at the system level and activated for each
DIMM position using the PD enable (PDE) signal. ID
bits also allow detection of card features, and may
be dot-or’d at the system level to provide information
for the entire DIMM bank. For example, the system
will determine that ECC DIMMs are installed if PD8
is low (0). ID0 need not be sensed since both x72
and x80 ECC DIMMs will function in a x72 bank.
All IBM 168-pin DIMMs provide a high performance,
flexible 8-byte interface in a 5.25” long space-saving
footprint. Related products are the x64 and x72 par-
ity (5V) DIMMs and ECC DIMMs (5V and 3.3V).
Card Outline (3.3V)
(Front)
(Back)
1
85
10 11
94 95
40 41
124 125
See Detail A
for 5.0V Version
84
168
Detail A
54H8529
SA14-4637-01
Released 3/96
©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 1 of 26