HI-3582, HI-3583
ARINC 429
3.3V Terminal IC
August 2013
GENERALDESCRIPTION
APPLICATIONS
• Avionics data communication
• Serial to parallel conversion
• Parallel to serial conversion
The HI-3582/HI-3583 from Holt Integrated Circuits are
silicon gate CMOS devices for interfacing a 16-bit parallel
data bus directly to the ARINC 429 serial bus. The
HI-3582/HI-3583 design offers many enhancements to the
industry standard HI-8282 architecture. The device
provides two receivers each with label recognition, 32 by
32 FIFO, and analog line receiver. Up to 16 labels may be
programmed for each receiver. The independent transmit-
ter has a 32 X 32 FIFO and a built-in line driver. The status
of all three FIFOs can be monitored using the external
status pins, or by polling the HI-3582/HI-3583 status
register. Other new features include a programmable
option of data or parity in the 32nd bit, and the ability to
unscramble the 32 bit word. Also, versions are available
with different values of input resistance and output
resistance to allow users to more easily add external
lightning protection circuitry.
PIN CONFIGURATIONS (Top View)
(See page 14 for additional pin configuration)
See Note below
N/C
-
1
2
3
4
5
6
7
8
9
48 - CWSTR
47 - ENTX
46 - N/C
D/R1 -
FF1 -
HF1 -
D/R2 -
FF2 -
HF2 -
HI-3582PCI
HI-3582PCT
HI-3582PCM
&
HI-3583PCI
HI-3583PCT
HI-3583PCM
45 - V+
44 - TXBOUT
43 - TXAOUT
42 - V-
41 - N/C
40 - FFT
39 - HFT
38 - TX/R
37 - PL2
SEL -
EN1 -
EN2 - 10
N/C - 11
BD15 - 12
BD14 - 13
BD13 - 14
BD12 - 15
BD11 - 16
36 - PL1
The 16-bit parallel data bus exchanges the 32-bit ARINC
data word in two steps when either loading the transmitter
or interrogating the receivers. The databus and all control
signals are CMOS and TTL compatible.
35 - BD00
34 - BD01
33 - N/C
The HI-3582/HI-3583 apply the ARINC protocol to the
receivers and transmitter. Timing is based on a 1 Mega-
hertz clock.
(Note: All 3 VDD pins must be connected to the same 3.3V supply)
64 - Pin Plastic 9mm x 9mm
Chip-Scale Package (QFN)
Although the line driver shares a common substrate with
the receivers, the design of the physical isolation does not
allow parasitic crosstalk, and thereby achieves the same
isolation as common hybrid layouts.
FEATURES
• ARINC specification 429 compatible
• 3.3V logic supply operation
FF1 -
HF1 -
D/R2 -
FF2 -
HF2 -
SEL -
EN1 -
EN2 -
BD15 -
BD14 - 10
BD13 - 11
BD12 - 12
BD11 - 13
1
2
3
4
5
6
7
8
9
39 - N/C
38 - CWSTR
37 - ENTX
36 - V+
35 - TXBOUT
34 - TXAOUT
33 - V-
32 - FFT
31 - HFT
30 - TX/R
29 - PL2
28 - PL1
• Dual receiver and transmitter interface
HI-3582PQI
HI-3582PQT
HI-3582PQM
&
HI-3583PQI
HI-3583PQT
HI-3583PQM
• Analog line driver and receivers connect
directly to ARINC bus
• Programmable label recognition
• On-chip 16 label memory for each receiver
• 32 x 32 FIFOs each receiver and transmitter
• Independent data rate selection for
Transmitter and each receiver
27 - BD00
• Status register
• Data scramble control
• 32nd transmit bit can be data or parity
• Self test mode
• Low power
52 - Pin Plastic Quad Flat Pack (PQFP)
• Industrial & extended temperature ranges
HOLT INTEGRATED CIRCUITS
www.holtic.com
(DS3582 Rev. K)
08/13
HOLTIC [ HOLT INTEGRATED CIRCUITS ]
