欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT48R0AA-1 参数 Datasheet PDF下载

HT48R0AA-1图片预览
型号: HT48R0AA-1
PDF下载: 下载PDF文件 查看货源
内容描述: 高性价比的I / O型8位OTP MCU [Cost-Effective I/O Type 8-Bit OTP MCU]
分类和应用:
文件页数/大小: 40 页 / 258 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号HT48R0AA-1的Datasheet PDF文件第5页浏览型号HT48R0AA-1的Datasheet PDF文件第6页浏览型号HT48R0AA-1的Datasheet PDF文件第7页浏览型号HT48R0AA-1的Datasheet PDF文件第8页浏览型号HT48R0AA-1的Datasheet PDF文件第10页浏览型号HT48R0AA-1的Datasheet PDF文件第11页浏览型号HT48R0AA-1的Datasheet PDF文件第12页浏览型号HT48R0AA-1的Datasheet PDF文件第13页  
HT48R0AA-1  
Bit No.  
Labels  
Function  
C is set if an operation results in a carry during an addition operation or if a borrow does not  
take place during a subtraction operation; otherwise C is cleared. C is also affected by a ro-  
tate through carry instruction.  
0
C
AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from  
the high nibble into the low nibble in subtraction; otherwise AC is cleared.  
1
2
3
AC  
Z
Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.  
OV is set if an operation results in a carry into the highest-order bit but not a carry out of the  
highest-order bit, or vice versa; otherwise OV is cleared.  
OV  
PDF is cleared by a system power-up or executing the ²CLR WDT² instruction.  
PDF is set by executing the ²HALT² instruction.  
4
PDF  
TO is cleared by a system power-up or executing the ²CLR WDT² or ²HALT² instruction.  
TO is set by a WDT time-out.  
5
TO  
6~7  
¾
Unused bit, read as ²0²  
Status (0AH) Register  
With the exception of the TO and PDF flags, bits in  
the status register can be altered by instructions like  
most other registers. Any data written into the status  
register will not change the TO or PDF flag. In addi-  
tion, operations related to the status register may  
give different results from those intended. The TO  
flag can be affected only by a system power-up, a  
WDT time-out or executing the ²CLR WDT² or  
²HALT² instruction. The PDF flag can be affected  
only by executing the ²HALT² or ²CLR WDT² instruc-  
tion or during a system power-up.  
All these kinds of interrupts have a wake-up capability.  
As an interrupt is serviced, a control transfer occurs by  
pushing the program counter onto the stack, followed by  
a branch to a subroutine at a specified location in the  
program memory. Only the program counter is pushed  
onto the stack. If the contents of the register or status  
register (STATUS) are altered by the interrupt service  
program which corrupts the desired control sequence,  
the contents should be saved in advance.  
External interrupts are triggered by a high to low transi-  
tion of the INT and the related interrupt request flag (EIF;  
bit 4 of the INTC) will be set. When the interrupt is en-  
abled, the stack is not full and the external interrupt is  
active, a subroutine call to location 04H will occur. The  
interrupt request flag (EIF) and EMI bits will be cleared  
to disable other interrupts.  
The Z, OV, AC and C flags generally reflect the status of  
the latest operations.  
In addition, on entering the interrupt sequence or exe-  
cuting the subroutine call, the status register will not be  
pushed onto the stack automatically. If the contents of  
the status are important and if the subroutine can cor-  
rupt the status register, precautions must be taken to  
save it properly.  
The internal Timer/Event Counter 0 interrupt is initialized  
by setting the Timer/Event Counter 0 interrupt request  
flag (T0F; bit 5 of the INTC), caused by a timer 0 overflow.  
When the interrupt is enabled, the stack is not full and the  
T0F bit is set, a subroutine call to location 08H will occur.  
The related interrupt request flag (T0F) will be reset and  
the EMI bit cleared to disable further interrupts.  
Interrupt  
The device provides an external interrupt and internal  
timer/event counter interrupts. The Interrupt Control  
Register (INTC;0BH) contains the interrupt control bits  
to enable or disable the interrupt request flags.  
The internal timer/event counter 1 interrupt is initialized  
by setting the Timer/Event Counter 1 interrupt request  
flag (;bit 6 of the INTC), caused by a timer 1 overflow.  
When the interrupt is enabled, the stack is not full and  
the T1F is set, a subroutine call to location 0CH will oc-  
cur. The related interrupt request flag (T1F) will be reset  
and the EMI bit cleared to disable further interrupts.  
Once an interrupt subroutine is serviced, all the other in-  
terrupts will be blocked (by clearing the EMI bit). This  
scheme may prevent any further interrupt nesting. Other  
interrupt requests may occur during this interval but only  
the interrupt request flag is recorded. If a certain inter-  
rupt requires servicing within the service routine, the  
EMI bit and the corresponding bit of the INTC may be set  
to allow interrupt nesting. If the stack is full, the interrupt  
request will not be acknowledged, even if the related in-  
terrupt is enabled, until the SP is decremented. If immedi-  
ate service is desired, the stack must be prevented from  
becoming full.  
During the execution of an interrupt subroutine, other in-  
terrupt acknowledge signals are held until the ²RETI² in-  
struction is executed or the EMI bit and the related  
interrupt control bit are set to 1 (if the stack is not full). To  
return from the interrupt subroutine, ²RET² or ²RETI²  
may be invoked. RETI will set the EMI bit to enable an in-  
terrupt service, but RET will not.  
Rev. 1.10  
9
July 27, 2007