欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT46R01 参数 Datasheet PDF下载

HT46R01图片预览
型号: HT46R01
PDF下载: 下载PDF文件 查看货源
内容描述: 10引脚MSOP A / D型8位OTP MCU [10-Pin MSOP A/D Type 8-Bit OTP MCU]
分类和应用:
文件页数/大小: 60 页 / 482 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号HT46R01的Datasheet PDF文件第29页浏览型号HT46R01的Datasheet PDF文件第30页浏览型号HT46R01的Datasheet PDF文件第31页浏览型号HT46R01的Datasheet PDF文件第32页浏览型号HT46R01的Datasheet PDF文件第34页浏览型号HT46R01的Datasheet PDF文件第35页浏览型号HT46R01的Datasheet PDF文件第36页浏览型号HT46R01的Datasheet PDF文件第37页  
HT46R01/HT46R02/HT46R03  
Interrupts  
Interrupts are an important part of any microcontroller  
system. When an external event or an internal function  
such as a Timer/Event Counter or an A/D converter re-  
quires microcontroller attention, their corresponding in-  
terrupt will enforce a temporary suspension of the main  
program allowing the microcontroller to direct attention  
to their respective needs. Each device contains a single  
external interrupt and several internal interrupts func-  
tions. The external interrupt is controlled by the action of  
the external INT pin, while the internal interrupts are  
controlled by the Timer/Event Counter overflows and  
the A/D converter interrupt.  
Interrupt Register  
Overall interrupt control, which means interrupt enabling  
and request flag setting, is controlled by a single INTC0  
register or dual INTC0 and INTC1 registers, which are  
located in the Data Memory. By controlling the appropri-  
ate enable bits in these registers each individual inter-  
rupt can be enabled or disabled. Also when an interrupt  
occurs, the corresponding request flag will be set by the  
microcontroller. The global enable flag if cleared to zero  
will disable all interrupts.  
b
7
b
0
A
D
F
T
0
F
E
I
F
E
A
D
I
E
T
0
I
E
E
I
E
M
I
I
N
T
C
0
R
e
g
i
s
t
e
r
H
T
4
6
R
0
1
M
a
s
t
e
r
I
n
t
e
r
r
u
p
t
G
l
o
b
a
l
E
n
a
b
l
e
1
0
:
:
g
g
l
l
o
o
b
b
a
a
l
l
e
n
a
b
l
e
d
i
s
a
b
l
e
E
x
t
e
r
n
a
l
I
n
t
e
r
r
u
p
t
E
n
a
b
l
e
1
0
:
:
e
d
n
i
a
b
l
e
s
a
b
l
v
e
T
1
i
m
e
n
i
r
a
/
E
e
n
t
C
o
u
n
t
e
r
I
n
t
e
r
r
u
p
t
E
n
a
b
l
e
:
:
e
d
b
l
e
0
s
a
b
l
e
A
1
0
/
D
C
o
n
v
e
r
t
e
r
I
n
t
e
r
r
u
p
t
E
n
a
b
l
e
:
:
e
d
n
i
a
b
l
e
s
a
b
l
e
E
1
x
t
e
r
n
a
l
I
n
t
e
r
r
u
p
t
R
e
q
u
e
s
t
F
l
a
g
:
:
a
i
c
t
i
c
v
e
0
n
a
t
i
v
e
T
i
m
e
c
r
/
E
v
e
n
t
C
o
u
n
t
e
r
I
n
t
e
r
r
u
p
t
R
e
q
u
e
s
t
F
l
a
g
1
0
:
:
a
i
t
i
c
v
e
n
a
t
i
n
v
e
A
1
/
D
C
o
v
v
e
r
t
e
r
R
e
q
u
e
s
t
F
l
a
g
:
:
a
i
c
t
i
c
e
0
n
a
t
i
v
e
F
o
r
t
e
s
t
m
o
d
e
u
s
e
o
n
l
y
.
M
r
u
s
u
t
b
e
w
r
i
t
t
e
n
a
s
"
0
"
o
t
h
e
r
w
i
s
e
m
a
y
e
s
l
t
i
n
u
n
p
r
e
d
i
c
t
a
b
l
e
o
p
e
r
a
t
i
o
n
INTC0 Register - HT46R01  
b
7
b
0
T
1
F
T
0
F
E
I
F
E
T
1
I
E
T
0
I
E
E
I
E
M
I
I
N
T
C
0
R
e
g
i
s
t
e
r
H
T
4
6
R
0
2
/
H
T
4
6
R
0
3
M
1
a
s
t
e
r
I
n
t
e
r
r
u
p
t
G
l
o
b
a
l
E
n
a
b
l
e
:
:
g
g
l
l
o
o
b
b
a
a
l
l
e
n
a
b
l
e
0
d
i
s
a
b
l
e
E
1
0
x
t
e
r
n
a
l
I
n
t
e
r
r
u
p
t
E
n
a
b
l
e
:
:
e
d
n
i
a
b
l
e
s
a
b
l
v
e
T
i
m
e
r
a
/
E
e
n
t
C
o
u
n
t
e
r
0
I
n
t
e
r
r
u
p
t
E
n
a
b
l
e
1
0
:
:
e
d
n
i
b
l
e
s
a
b
l
v
e
T
i
m
e
r
a
/
E
e
n
t
C
o
u
n
t
e
r
1
I
n
t
e
r
r
u
p
t
E
n
a
b
l
e
1
0
:
:
e
d
n
i
b
l
e
s
a
b
l
e
E
1
0
x
t
e
r
n
a
l
I
n
t
e
r
r
u
p
t
R
e
q
u
e
s
t
F
l
a
g
:
:
a
i
c
t
i
c
v
e
n
a
t
i
v
e
T
1
0
i
i
o
m
e
c
r
/
E
v
e
n
t
C
o
u
n
n
e
t
e
r
0
I
n
t
e
r
r
u
p
t
R
e
q
u
e
s
t
F
l
a
g
:
:
a
i
t
i
c
v
e
n
a
t
i
v
e
T
m
e
c
r
/
E
v
e
n
t
C
o
u
t
e
r
1
I
n
t
e
r
r
u
p
t
R
e
q
u
e
s
t
F
l
a
g
1
0
:
:
a
i
t
i
c
v
e
n
a
t
i
v
e
F
M
r
r
t
e
s
t
m
o
d
e
u
s
o
n
l
y
.
u
s
u
t
b
e
w
r
i
t
t
e
n
a
s
"
0
"
o
t
h
e
r
w
i
s
e
m
a
y
e
s
l
t
i
n
u
n
p
r
e
d
i
c
t
a
b
l
e
o
p
e
r
a
t
i
o
n
INTC0 Register - HT46R02/HT46R03  
Rev. 1.00  
33  
September 21, 2007  
 复制成功!