欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS4576C18GL-33T 参数 Datasheet PDF下载

GS4576C18GL-33T图片预览
型号: GS4576C18GL-33T
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用:
文件页数/大小: 62 页 / 2381 K
品牌: GSI [ GSI TECHNOLOGY ]
 浏览型号GS4576C18GL-33T的Datasheet PDF文件第44页浏览型号GS4576C18GL-33T的Datasheet PDF文件第45页浏览型号GS4576C18GL-33T的Datasheet PDF文件第46页浏览型号GS4576C18GL-33T的Datasheet PDF文件第47页浏览型号GS4576C18GL-33T的Datasheet PDF文件第49页浏览型号GS4576C18GL-33T的Datasheet PDF文件第50页浏览型号GS4576C18GL-33T的Datasheet PDF文件第51页浏览型号GS4576C18GL-33T的Datasheet PDF文件第52页  
GS4576C09/18/36L  
AC Electrical Characteristics (Continued)  
–18  
–24  
–25  
–33  
Parameter  
Symbol  
Min  
Max  
Min  
Max  
Min  
Max  
Min  
Max  
Refresh  
Average Periodic Refresh  
Interval  
tREFI  
0.24  
0.24  
0.24  
0.24  
10  
Notes:  
1. All timing parameters are measured relative to the crossing point of CK/CK, DK/DK and to the crossing point with V  
of the command,  
REF  
address, and data signals.  
2. Outputs measured with equivalent load:  
V
TT  
50  
DQ  
Test Point  
10 pF  
V
OUT  
3. Tests for AC timing I , and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the  
DD  
related specifications and device operations are tested for the full voltage range specified.  
4. AC timing may use a V – to–V swing of up to 1.5 V in the test environment, but input timing is still referenced to V (or to the crossing  
IL  
IH  
REF  
point for CK/CK), and parameter specifications are tested for the specified AC input levels under normal use conditions. The minimum slew  
rate for the input signals used to test the device is 2 V/ns in the rance between V and V  
.
IH(AC)  
IL(AC)  
5. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.  
6. Frequency drift is not allowed.  
7. tQKQ0 is referenced to DQ0–DQ17 for the x36 xconfiguration and DQ0–DQ8 for the x18 configuration. tQKQ1 is referenced to  
DQ18–DQ35 for the x36 configuration and the DQ9–DQ17 for the x18 configuration.  
8. tQKQ takes in to account the skew between any QKx and any Q.  
9. tDVW (MIN) tQHP – (tQKQx [MAX] + |tQKQx [MIN]|)  
10. To improve efficiency, eight AREF commands (one for each bank) can be posted to the LLDRAM II on consecutive cycles at periodic  
intervals of 1.95 s  
Rev: 1.04 11/2013  
48/62  
© 2011, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.  
 复制成功!