欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS1561-CFE3 参数 Datasheet PDF下载

GS1561-CFE3图片预览
型号: GS1561-CFE3
PDF下载: 下载PDF文件 查看货源
内容描述: GS1560A / GS1561 HD - LINX -R II双率解串器 [GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer]
分类和应用: 存储静态存储器
文件页数/大小: 80 页 / 1307 K
品牌: GENNUM [ GENNUM CORPORATION ]
 浏览型号GS1561-CFE3的Datasheet PDF文件第68页浏览型号GS1561-CFE3的Datasheet PDF文件第69页浏览型号GS1561-CFE3的Datasheet PDF文件第70页浏览型号GS1561-CFE3的Datasheet PDF文件第71页浏览型号GS1561-CFE3的Datasheet PDF文件第73页浏览型号GS1561-CFE3的Datasheet PDF文件第74页浏览型号GS1561-CFE3的Datasheet PDF文件第75页浏览型号GS1561-CFE3的Datasheet PDF文件第76页  
GS1560A/GS1561 Data Sheet  
3.14 Device Power Up  
The GS1560A/GS1561 has a recommended power supply sequence. To ensure  
correct power up, power the CORE_VDD pins before the IO_VDD pins.  
Device pins may also be driven prior to power up without causing damage.  
To ensure that all internal registers are cleared upon power-up, the application  
layer must hold the RESET_TRST signal LOW for a minimum of 1ms after the core  
power supply has reached the minimum level specified in Table 2-1. See  
Figure 3-16.  
3.15 Device Reset  
In order to initialize all internal operating conditions to their default states the  
application layer must hold the RESET_TRST signal LOW for a minimum of treset  
=
1ms.  
When held in reset, all device outputs will be driven to a high-impedance state.  
+1.8V  
+1.65V  
CORE_VDD  
treset  
treset  
RESET_TRST  
Reset  
Reset  
Figure 3-16: Reset Pulse  
27360 - 8 September 2005  
72 of 80  
 复制成功!