MB90560/565 Series
8. Delayed Interrupt Generation Module
• The delayed interrupt generation module is used to generate the task switching interrupt. Generation of this
hardware interrupt can be specified by software.
• Delayed interrupt generation module functions
Function and Control
• Writing “1” to bit R0 of the delayed interrupt request generation/clear register
(DIRR : R0 = 1) generates an interrupt request.
• Writing “0” to bit R0 of the delayed interrupt request generation/clear register
Interrupt trigger
(DIRR : R0 = 1) clears the interrupt request.
Interrupt control
Interrupt flag
• No enable/disable register is provided for this interrupt.
• Set in bit R0 of the delayed interrupt request generation/clear register
(DIRR : R0) .
EI2OS support
• Not supported by the extended intelligent I/O service (EI2OS) .
• Block diagram
Internal data bus
R0
S
R
Interrupt
request signal
Interrupt request
latch
Delayed interrupt request generation/
clear register (DIRR)
: Undefined
49
FUJITSU [ FUJITSU ]
