V2DIP1-48 参数 Datasheet PDF下载

Document Reference No.: FT_000236

V2DIP1-48 VNC2-48 Development Module Datasheet Version 1.01

Clearance No.: FTDI# 153

`

3.4 Default Interface I/O Pin Configuration

The VNC2-48Q device is delivered without any firmware pre-loaded. As such the IOMUX will provide a

default pinout as shown in

Pin

No.

Pin

Name

on

PCB

Data and Control Bus Configuration

Options

Type

UART

Interface

SPI Slave

Interface

SPI

Master

Interface

NA

NA

NA

NA

NA

NA

NA

NA

NA

NA

NA

NA

Parallel

FIFO

Interface

NA

NA

NA

NA

NA

NA

NA

NA

NA

NA

NA

NA

Debugger

Interface

Name

J3-1

J1-2

J1-3

J1-6

J1-8

J1-9

J1-10

J1-11

J1-12

J2-12

J2-11

J2-10

IOBUS0

IOBUS5

IOBUS6

IOBUS12

IOBUS13

IOBUS14

IOBUS15

IOBUS16

IOBUS17

IOBUS18

IOBUS19

IOBUS20

IO0

IO5

IO6

IO12

IO13

IO14

IO15

IO16

IO17

IO18

IO19

IO20

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

NA

NA

NA

uart_txd

uart_rxd

uart_rts#

uart_cts#

uart_dtr#

uart_dsr#

uart_dcd#

uart_ri#

NA

spi_s0_mosi

spi_s0_miso

NA

NA

NA

NA

NA

NA

NA

NA

NA

debug_if

NA

NA

NA

NA

NA

NA

NA

NA

NA

NA

NA

uart_tx_acti

ve

Table 3.3 - Default Interface I/O Pin Configuration

Copyright © 2010 Future Technology Devices International Limited

9