欢迎访问ic37.com |
会员登录 免费注册
发布采购

MKL24Z32VFM4 参数 Datasheet PDF下载

MKL24Z32VFM4图片预览
型号: MKL24Z32VFM4
PDF下载: 下载PDF文件 查看货源
内容描述: KL24子系列数据手册 [KL24 Sub-Family Data Sheet]
分类和应用:
文件页数/大小: 48 页 / 1579 K
品牌: FREESCALE [ Freescale ]
 浏览型号MKL24Z32VFM4的Datasheet PDF文件第29页浏览型号MKL24Z32VFM4的Datasheet PDF文件第30页浏览型号MKL24Z32VFM4的Datasheet PDF文件第31页浏览型号MKL24Z32VFM4的Datasheet PDF文件第32页浏览型号MKL24Z32VFM4的Datasheet PDF文件第34页浏览型号MKL24Z32VFM4的Datasheet PDF文件第35页浏览型号MKL24Z32VFM4的Datasheet PDF文件第36页浏览型号MKL24Z32VFM4的Datasheet PDF文件第37页  
Peripheral operating requirements and behaviors  
Table 20. 12-bit ADC characteristics (VREFH = VDDA, VREFL = VSSA) (continued)  
Symbol Description  
Conditions1  
Min.  
Typ.2  
Max.  
Unit  
Notes  
EQ  
Quantization  
error  
• 12-bit modes  
0.5  
LSB4  
EIL  
Input leakage  
error  
IIn × RAS  
mV  
IIn =  
leakage  
current  
(refer to  
the MCU's  
voltage  
and current  
operating  
ratings)  
Temp sensor  
slope  
Across the full temperature  
range of the device  
1.715  
719  
mV/°C  
mV  
VTEMP25 Temp sensor  
voltage  
25 °C  
1. All accuracy numbers assume the ADC is calibrated with VREFH = VDDA  
2. Typical values assume VDDA = 3.0 V, Temp = 25°C, fADCK = 2.0 MHz unless otherwise stated. Typical values are for  
reference only and are not tested in production.  
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power).  
For lowest power operation the ADLPC bit must be set, the HSC bit must be clear with 1 MHz ADC conversion clock  
speed.  
4. 1 LSB = (VREFH - VREFL)/2N  
5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)  
6.6.2 CMP and 6-bit DAC electrical specifications  
Table 21. Comparator and 6-bit DAC electrical specifications  
Symbol  
VDD  
Description  
Min.  
1.71  
Typ.  
Max.  
3.6  
Unit  
V
Supply voltage  
IDDHS  
Supply current, high-speed mode (EN = 1, PMODE =  
1)  
200  
μA  
IDDLS  
VAIN  
VAIO  
VH  
Supply current, low-speed mode (EN = 1, PMODE = 0)  
Analog input voltage  
VSS  
20  
VDD  
20  
μA  
V
Analog input offset voltage  
Analog comparator hysteresis1  
• CR0[HYSTCTR] = 00  
mV  
5
mV  
mV  
mV  
mV  
• CR0[HYSTCTR] = 01  
10  
20  
30  
• CR0[HYSTCTR] = 10  
• CR0[HYSTCTR] = 11  
VCMPOh  
VCMPOl  
Output high  
Output low  
VDD – 0.5  
V
V
0.5  
Table continues on the next page...  
KL24 Sub-Family Data Sheet Data Sheet, Rev. 3, 9/19/2012.  
Freescale Semiconductor, Inc.  
33