Peripheral operating requirements and behaviors
Table 9. SWD full voltage range electricals (continued)
Symbol
Description
• Serial wire debug
Min.
Max.
Unit
J4
J9
SWD_CLK rise and fall times
—
10
0
3
ns
ns
ns
ns
ns
SWD_DIO input data setup time to SWD_CLK rise
SWD_DIO input data hold time after SWD_CLK rise
SWD_CLK high to SWD_DIO data valid
SWD_CLK high to SWD_DIO high-Z
—
—
32
—
J10
J11
J12
—
5
J2
J4
J3
J3
SWD_CLK (input)
J4
Figure 13. Serial wire clock input timing
SWD_CLK
SWD_DIO
SWD_DIO
SWD_DIO
SWD_DIO
J9
J10
Input data valid
J11
Output data valid
J12
J11
Output data valid
Figure 14. Serial wire data timing
KE02 Sub-Family Data Sheet, Rev3, 07/2013.
20
Freescale Semiconductor, Inc.