Freescale Semiconductor, Inc.
Table 3-2 Instruction Set (Sheet 6 of 6)
Mnemonic
Operation
Description
Addressing
Mode
Instruction
Operand Cycles
Condition Codes
Opcode
D7 dd
S
—
X
—
H
I
N
Z
V
C
STAB (opr)
Store
Accumulator
B
B
M
B
B
B
B
DIR
EXT
IND,X
IND,Y
DIR
EXT
IND,X
IND,Y
3
4
4
5
—
—
∆
∆
0
—
F7 hh ll
E7 ff
E7 ff
18
18
STD (opr)
Store
Accumulator
D
A
M, B
M + 1
DD dd
FD hh ll
ED ff
4
5
5
6
—
—
—
—
∆
∆
0
—
ED ff
STOP
Stop Internal
Clocks
Store Stack
Pointer
—
INH
CF
—
2
—
—
—
—
—
—
—
—
—
—
—
0
—
—
STS (opr)
SP
M : M + 1
M : M + 1
M : M + 1
DIR
EXT
IND,X
IND,Y
DIR
EXT
IND,X
IND,Y
DIR
EXT
IND,X
IND,Y
IMM
DIR
EXT
IND,X
IND,Y
IMM
DIR
EXT
IND,X
IND,Y
IMM
DIR
EXT
IND,X
IND,Y
INH
9F dd
BF hh ll
AF ff
4
5
5
6
4
5
5
6
5
6
6
6
2
3
4
4
5
2
3
4
4
5
4
5
6
6
7
∆
∆
18
AF ff
STX (opr)
STY (opr)
Store Index
Register X
IX
IY
DF dd
FF hh ll
EF ff
—
—
—
—
—
—
—
—
—
—
—
—
∆
∆
∆
∆
∆
∆
0
0
∆
—
—
∆
CD
EF ff
Store Index
Register Y
18
18
1A
18
DF dd
FF hh ll
EF ff
EF ff
80 ii
90 dd
B0 hh ll
A0 ff
A0 ff
C0 ii
SUBA (opr)
Subtract
Memory from
A
A – M
A
B
A
A
A
A
A
A
A
A
A
A
18
18
18
SUBB (opr)
SUBD (opr)
SWI
Subtract
Memory from
B
B – M
—
—
—
—
—
—
—
—
—
—
—
1
∆
∆
∆
∆
∆
∆
∆
∆
D0 dd
F0 hh ll
E0 ff
E0 ff
Subtract
Memory from
D
D – M : M + 1
D
83 jj kk
93 dd
B3 hh ll
A3 ff
A3 ff
3F
Software
Interrupt
See Figure 3–2
—
14
—
—
—
—
TAB
TAP
Transfer A to B
Transfer A to
CC Register
A
B
CCR
INH
INH
16
06
—
—
2
2
—
∆
—
↓
—
∆
—
∆
∆
∆
∆
∆
0
∆
—
∆
A
TBA
TEST
Transfer B to A
TEST (Only in Address Bus Counts
Test Modes)
B
A
INH
INH
17
00
—
—
2
*
—
—
—
—
—
—
—
—
∆
—
∆
—
0
—
—
—
TPA
Transfer CC
Register to A
Test for Zero
or Minus
CCR
A
INH
07
—
2
—
—
—
—
—
—
—
—
—
—
—
0
—
0
TST (opr)
M – 0
EXT
IND,X
IND,Y
7D hh ll
6D ff
6D ff
6
6
7
∆
∆
18
TSTA
TSTB
TSX
Test A for Zero
or Minus
Test B for Zero
or Minus
Transfer
Stack Pointer
to X
A – 0
B – 0
A
B
INH
INH
INH
4D
5D
30
—
2
2
3
—
—
—
—
—
—
—
—
—
—
—
—
∆
∆
∆
∆
0
0
0
0
—
—
SP + 1
IX
—
—
—
—
TSY
Transfer
Stack Pointer
to Y
Transfer X to
Stack Pointer
Transfer Y to
Stack Pointer
Wait for
Interrupt
Exchange D
with X
Exchange D
with Y
SP + 1
IY
INH
18
18
30
—
4
—
—
—
—
—
—
—
—
TXS
TYS
IX – 1
IY – 1
SP
SP
INH
INH
INH
INH
INH
35
35
3E
8F
8F
—
—
—
—
—
3
4
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
WAI
Stack Regs & WAIT
**
3
XGDX
XGDY
IX
IY
D, D
D, D
IX
IY
18
4
CENTRAL PROCESSING UNIT
MC68HC11F1
TECHNICAL DATA
3-14
For More Information On This Product,
Go to: www.freescale.com