Freescale Semiconductor, Inc.
Table 3-2 Instruction Set (Sheet 2 of 6)
Mnemonic
Operation
Description
Addressing
Mode
Instruction
Operand Cycles
Condition Codes
Opcode
2E rr
S
—
X
—
H
I
N
Z
V
C
BGT (rel)
BHI (rel)
BHS (rel)
Branch if >
Zero
Branch if
Higher
Branch if
Higher or
Same
? Z + (N V) = 0
? C + Z = 0
? C = 0
REL
3
3
3
—
—
—
—
—
—
REL
REL
22 rr
24 rr
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
BITA (opr)
BITB (opr)
Bit(s) Test A
with Memory
A • M
B • M
A
A
A
A
A
B
B
B
B
B
IMM
DIR
EXT
IND,X
IND,Y
IMM
DIR
EXT
IND,X
IND,Y
85 ii
2
3
4
4
5
2
3
4
4
5
—
—
—
—
—
—
—
—
∆
∆
∆
∆
0
0
—
—
95 dd
B5 hh ll
A5 ff
A5 ff
C5 ii
D5 dd
F5 hh ll
E5 ff
18
18
Bit(s) Test B
with Memory
E5 ff
BLE (rel)
BLO (rel)
BLS (rel)
Branch if ∆
Zero
? Z + (N V) = 1
? C = 1
REL
REL
REL
2F rr
25 rr
23 rr
3
3
3
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Branch if
Lower
Branch if
Lower or
Same
? C + Z = 1
BLT (rel)
BMI (rel)
BNE (rel)
Branch if <
Zero
Branch if
Minus
Branch if not =
Zero
? N V = 1
? N = 1
REL
REL
REL
2D rr
2B rr
26 rr
3
3
3
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
? Z = 0
BPL (rel)
BRA (rel)
BRCLR(opr)
Branch if Plus
Branch Always
Branch if
? N = 0
? 1 = 1
? M • mm = 0
REL
REL
DIR
IND,X
IND,Y
2A rr
20 rr
13 dd mm rr
1F ff mm rr
1F ff mm rr
3
3
6
7
8
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
(msk)
(rel)
Bit(s) Clear
18
BRN (rel)
BRSET(opr)
(msk)
(rel)
BSET (opr)
(msk)
Branch Never
Branch if Bit(s)
Set
? 1 = 0
? (M) • mm = 0
REL
DIR
IND,X
IND,Y
DIR
21 rr
3
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
12 dd mm rr
1E ff mm rr
1E ff mm rr
14 dd mm
1C ff mm
1C ff mm
6
7
8
6
7
8
18
18
Set Bit(s)
M + mm
M
—
—
—
—
∆
∆
0
—
IND,X
IND,Y
BSR (rel)
Branch to
Subroutine
Branch if
Overflow Clear
Branch if
Overflow Set
Compare A to
B
See Figure 3–2
? V = 0
REL
REL
REL
INH
8D rr
28 rr
29 rr
6
3
3
2
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
∆
—
—
—
∆
—
—
—
∆
—
—
—
∆
BVC (rel)
BVS (rel)
CBA
? V = 1
A – B
11
—
CLC
CLI
Clear Carry Bit
Clear Interrupt
Mask
0
0
C
I
INH
INH
0C
0E
—
—
2
2
—
—
—
—
—
—
—
0
—
—
—
—
—
—
0
—
CLR (opr)
Clear Memory
Byte
0
M
EXT
IND,X
IND,Y
7F hh ll
6F ff
6F ff
6
6
7
—
—
—
—
0
1
0
0
18
CLRA
CLRB
CLV
Clear
Accumulator A
Clear
Accumulator B
ClearOverflow
Flag
0
0
0
A
B
V
A
B
INH
INH
INH
4F
5F
0A
—
2
2
2
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
0
0
1
1
0
0
0
∆
0
0
—
—
—
∆
—
∆
—
∆
CMPA (opr) Compare A to
Memory
A – M
A
A
A
A
A
B
B
B
B
B
IMM
DIR
EXT
IND,X
IND,Y
IMM
DIR
EXT
IND,X
IND,Y
81 ii
91 dd
B1 hh ll
A1 ff
A1 ff
2
3
4
4
5
2
3
4
4
5
18
18
CMPB (opr) Compare B to
Memory
B – M
C1 ii
—
—
—
—
∆
∆
∆
∆
D1 dd
F1 hh ll
E1 ff
E1 ff
CENTRAL PROCESSING UNIT
MC68HC11F1
TECHNICAL DATA
3-10
For More Information On This Product,
Go to: www.freescale.com