Freescale Semiconductor, Inc.
Table 3-2 Instruction Set (Sheet 4 of 6)
Mnemonic
Operation
Description
Addressing
Mode
Instruction
Operand Cycles
Condition Codes
Opcode
18 08
S
—
X
—
H
I
N
Z
V
C
INY
Increment
Index Register
Y
IY + 1 IY
INH
—
4
—
—
—
∆
—
—
JMP (opr)
JSR (opr)
Jump
See Figure 3–2
See Figure 3–2
EXT
IND,X
IND,Y
DIR
EXT
7E hh ll
6E ff
6E ff
9D dd
BD hh ll
AD ff
3
3
4
5
6
6
7
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
18
18
Jump to
Subroutine
IND,X
IND,Y
AD ff
LDAA (opr)
LDAB (opr)
LDD (opr)
LDS (opr)
LDX (opr)
LDY (opr)
Load
Accumulator
A
M
M
A
B
A
A
A
A
A
B
B
B
B
B
IMM
DIR
EXT
IND,X
IND,Y
IMM
DIR
EXT
IND,X
IND,Y
IMM
DIR
EXT
IND,X
IND,Y
IMM
DIR
EXT
IND,X
IND,Y
IMM
DIR
EXT
IND,X
IND,Y
IMM
DIR
EXT
IND,X
IND,Y
86 ii
2
3
4
4
5
2
3
4
4
5
3
4
5
5
6
3
4
5
5
6
3
4
5
5
6
4
5
6
6
6
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
0
0
0
0
0
0
—
—
—
—
—
—
96 dd
B6 hh ll
A6 ff
A6 ff
C6 ii
D6 dd
F6 hh ll
E6 ff
18
18
18
18
CD
Load
Accumulator
B
E6 ff
Load Double
Accumulator
D
M
A,M + 1
B
CC jj kk
DC dd
FC hh ll
EC ff
EC ff
Load Stack
Pointer
M : M + 1
SP
8E jj kk
9E dd
BE hh ll
AE ff
AE ff
Load Index
Register
X
M : M + 1
M : M + 1
IX
IY
CE jj kk
DE dd
FE hh ll
EE ff
EE ff
Load Index
Register
Y
18
18
18
1A
18
CE jj kk
DE dd
FE hh ll
EE ff
EE ff
LSL (opr)
LSLA
Logical Shift
Left
EXT
IND,X
IND,Y
78 hh ll
68 ff
68 ff
6
6
7
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
∆
∆
∆
∆
0
0
0
0
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
∆
0
0
0
18
b7
b7
b7
b0
b0
b0
C
C
C
Logical Shift
Left A
A
B
INH
INH
INH
48
58
05
—
2
2
3
LSLB
Logical Shift
Left B
—
—
LSLD
Logical Shift
Left Double
0
b7 A b0 b7 B b0
C
LSR (opr)
LSRA
Logical Shift
Right
EXT
IND,X
IND,Y
74 hh ll
64 ff
64 ff
6
6
7
0
0
0
18
b7
b7
b7
b0
b0
b0
C
C
C
Logical Shift
Right A
A
B
INH
INH
INH
INH
EXT
IND,X
IND,Y
INH
INH
44
54
04
3D
—
2
LSRB
Logical Shift
Right B
—
—
—
2
LSRD
Logical Shift
Right Double
3
0
b7 A b0 b7 B b0
C
MUL
NEG (opr)
Multiply 8 by 8
A
B
D
M
10
—
—
—
—
—
—
—
—
—
∆
—
∆
—
∆
∆
∆
Two’s
Complement
Memory Byte
Two’s
Complement
A
Two’s
Complement
B
0 – M
0 – A
0 – B
70 hh ll
60 ff
60 ff
6
6
7
18
NEGA
NEGB
A
B
A
B
40
—
2
—
—
—
—
—
—
—
—
∆
∆
∆
∆
∆
∆
∆
∆
50
—
2
CENTRAL PROCESSING UNIT
MC68HC11F1
TECHNICAL DATA
3-12
For More Information On This Product,
Go to: www.freescale.com