欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC9S12P64CFT 参数 Datasheet PDF下载

MC9S12P64CFT图片预览
型号: MC9S12P64CFT
PDF下载: 下载PDF文件 查看货源
内容描述: 微控制器 [Microcontrollers]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 566 页 / 7414 K
品牌: FREESCALE [ Freescale ]
 浏览型号MC9S12P64CFT的Datasheet PDF文件第24页浏览型号MC9S12P64CFT的Datasheet PDF文件第25页浏览型号MC9S12P64CFT的Datasheet PDF文件第26页浏览型号MC9S12P64CFT的Datasheet PDF文件第27页浏览型号MC9S12P64CFT的Datasheet PDF文件第29页浏览型号MC9S12P64CFT的Datasheet PDF文件第30页浏览型号MC9S12P64CFT的Datasheet PDF文件第31页浏览型号MC9S12P64CFT的Datasheet PDF文件第32页  
Device Overview MC9S12P-Family  
1.6  
Part ID Assignments  
The part ID is located in two 8-bit registers PARTIDH and PARTIDL (addresses 0x001A and 0x001B).  
The read-only value is a unique part ID for each revision of the chip. Table 1-5 shows the assigned part ID  
number and Mask Set number.  
The Version ID in Table 1-5. is a word located in a flash information row. The version ID number indicates  
a specific version of internal NVM controller.  
Table 1-5. Assigned Part ID Numbers  
Device  
Mask Set Number  
Part ID(1)  
Version ID  
MC9S12P128  
MC9S12P96  
MC9S12P64  
0M01N  
0M01N  
0M01N  
0M01N  
$3980  
$3980  
$3980  
$3980  
$FF  
$FF  
$FF  
$FF  
MC9S12P32  
1. The coding is as follows:  
Bit 15-12: Major family identifier  
Bit 11-6: Minor family identifier  
Bit 5-4: Major mask set revision number including FAB transfers  
Bit 3-0: Minor — non full — mask set revision  
1.7  
Signal Description  
This section describes signals that connect off-chip. It includes a pinout diagram, a table of signal  
properties, and detailed discussion of signals. It is built from the signal description sections of the  
individual IP blocks on the device.  
S12P-Family Reference Manual, Rev. 1.13  
28  
Freescale Semiconductor