Device Overview MC9S12P-Family
NOTE
Reserved register space shown in Table 1-2 is not allocated to any module.
This register space is reserved for future use. Writing to these locations have
no effect. Read access to these locations returns zero.
Figure 1-2 shows S12P CPU and BDM local address translation to the global memory map. It indicates
also the location of the internal resources in the memory map. Table 1-3. shows the mapping of D-Flash
and unpaged P-Flash memory. The whole 256K global memory space is visible through the P-Flash
window located in the 64k local memory map located at 0x8000 - 0xBFFF using the PPAGE register.
Table 1-3. MC9S12P -Family mapping for D-Flash and unpaged P-Flash
Local 64K memory map
0x0400 - 0x13FF
Global 256K memory map
0x0_4400 - 0x0_53FF
0x3_1400 -0x3_27FF(2)
0x3_4000 - 0x3_7FFF
0x3_C000 - 0x3_FFFF
D-Flash
P-Flash
0x1400 - 0x27FF(1)
0x4000 - 0x7FFF
0xC000 - 0xFFFF
1. 0x2FFF for MC9S12P64 because of 4K RAM size
2. 0x3_2FFF for MC9S12P64 because of 4K RAM size
Table 1-4. Derivatives
Feature
MC9S12P32
MC9S12P64
MC9S12P96
MC9S12P128
P-Flash size
32KB
64KB
96KB
128KB
PF_LOW
PPAGES
0x3_8000
0x0E - 0x0F
0x3_0000
0x0C - 0x0F
0x2_8000
0x0A - 0x0F
0x2_0000
0x08 - 0x0F
RAMSIZE
2KB
4KB
6KB
RAM_LOW
0x0_3800
0x0_3000
0x0_2800
S12P-Family Reference Manual, Rev. 1.13
26
Freescale Semiconductor
FREESCALE [ Freescale ]
