Pin Descriptions Grouped by Function
49
Fabric Processor Interface The FP has logical signal interfaces: a receive data interface and a transmit data interface,
Signals
each with its own control, data, and clock signals. The interface has the following
characteristic:
The interface clocks FRXCLK and FTXCLK can have a different frequency from the core
C-3e NP clock frequency. The FP supports a fabric interface frequency from 10MHz to
125MHz.
FRXCLK and FTXCLK can be independent of each other; typically they have the same
frequency, but are allowed to be skewed relative to each other.
Each data bus can be configured for widths of 8 (data bits 7:0 are used), or 16 (bits 15:0). In
8bit mode, data bits 15:8 are unused.
Table 19 Fabric Interface Signals
SIGNAL NAME
PIN #
TOTAL TYPE
I/O
SIGNAL DESCRIPTION
FIN0 - FIN15
AD13, AC13, AB13, AG12, AF12, AE12, AD12,
AC12, AB12, AG11, AF11, AE11, AD11, AC11,
AB11, AG10
16
LVTTL
IPD
Fabric Data Bus In
FOUT0 - FOUT15
AG17, AF17, AG16, AF16, AE16, AD16, AC16,
AB16, AG15, AF15, AE15, AD15, AC15, AB15,
AG14, AE14
16
LVTTL
O
Fabric Data Bus Out
FRXCLK
FTXCLK
AG9
1
1
4
LVTTL
LVTTL
LVTTL
IPD
IPD
Receive Clock
Transmit Clock
AE13
FRXCTL0 - FRXCTL2 & AE10, AD10, AC10, AB10
FRXCTL6
IPD, O Receive Control Signals
FTXCTL0 - FRXCTL2 & AC14, AB14, AG13, AF13
FTXCTL6
4
LVTTL
IPD, O Transmit Control Signals
42
TOTAL PINS
The following tables list the Fabric Interface pin mappings:
• Utopia1, Utopia2, Utopia3 ATM Mode mappings are listed in Table 20
• Utopia1, Utopia2, Utopia3 PHY Mode mappings are listed in Table 21
03
FREESCALE [ Freescale ]
