欢迎访问ic37.com |
会员登录 免费注册
发布采购

C5EC3EARCH-RM/D 参数 Datasheet PDF下载

C5EC3EARCH-RM/D图片预览
型号: C5EC3EARCH-RM/D
PDF下载: 下载PDF文件 查看货源
内容描述: C- 3E网络处理器芯片版本A1 [C-3e NETWORK PROCESSOR SILICON REVISION A1]
分类和应用:
文件页数/大小: 114 页 / 2056 K
品牌: FREESCALE [ Freescale ]
 浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第37页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第38页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第39页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第40页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第42页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第43页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第44页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第45页  
Pin Descriptions Grouped by Function  
41  
SONET OC-12 Transceiver Interface Configuration  
SONET Optical Carrier (OC) 12 is implemented by using one cluster of CPs. At any time, a  
CP within a cluster spends half its time performing receive functions, and the other half  
performing transmit functions. Table 14 shows a CP Cluster configured for one OC-12  
interface.  
Table 14 OC-12 Signals Example  
SIGNAL NAME*  
PIN #†  
TOTAL TYPE  
I/O  
LABEL  
SIGNAL DESCRIPTION  
CPn_0  
Table 7  
1
LVTTL  
OPD  
TCLK  
Deskewed Transmit Clock (77.76MHz). This clock is used to  
synchronize the transmit data.  
CPn_1  
Table 7  
1
LVTTL  
IPU  
TCLKI  
Transceiver Transmit Clock. This clock sets the frequency of the  
transmit data and is typically sourced by the PHY chip.  
CPn_2  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
LVTTL  
LVTTL  
LVTTL  
LVTTL  
LVTTL  
nc  
OPD  
OPU  
OPD  
OPU  
OPU  
TXD(0)  
TXD(1)  
TXD(2)  
TXD(3)  
00F  
Transmit Data (byte-wide data, least significant bit)  
CPn_3  
Transmit Data  
CPn_4  
Transmit Data  
CPn_5  
Transmit Data  
CPn_6  
Out of Frame  
CPn+1_0  
CPn+1_1  
CPn+1_2  
CPn+1_3  
CPn+1_4  
CPn+1_5  
CPn+1_6  
CPn+2_0  
CPn+2_1  
CPn+2_2  
CPn+2_3  
CPn+2_4  
CPn+2_5  
CPn+2_6  
ncPD nc  
ncPU nc  
nc  
nc  
nc  
LVTTL  
LVTTL  
LVTTL  
LVTTL  
nc  
OPD  
OPU  
OPD  
OPU  
TXD(4)  
Transmit Data  
TXD(5)  
TXD(6)  
TXD(7)  
Transmit Data  
Transmit Data  
Transmit Data (byte-wide data, most significant bit)  
ncPU nc  
ncPD nc  
nc  
nc  
nc  
LVTTL  
LVTTL  
LVTTL  
LVTTL  
LVTTL  
LVTTL  
IPU  
IPD  
IPU  
IPD  
IPU  
IPU  
RCLK  
Receive Clock (77.76MHz)  
RXD(0)  
RXD(1)  
RXD(2)  
RXD(3)  
FP  
Receive Data (byte-wide receive data, least significant bit)  
Receive Data  
Receive Data  
Receive Data  
Frame Synchronization Pulse. This is valid during the third A2 of  
the receive SONET frame.  
CPn+3_0  
Table 7  
1
nc  
ncPD nc  
nc  
03  
 复制成功!