欢迎访问ic37.com |
会员登录 免费注册
发布采购

C5EC3EARCH-RM/D 参数 Datasheet PDF下载

C5EC3EARCH-RM/D图片预览
型号: C5EC3EARCH-RM/D
PDF下载: 下载PDF文件 查看货源
内容描述: C- 3E网络处理器芯片版本A1 [C-3e NETWORK PROCESSOR SILICON REVISION A1]
分类和应用:
文件页数/大小: 114 页 / 2056 K
品牌: FREESCALE [ Freescale ]
 浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第36页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第37页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第38页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第39页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第41页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第42页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第43页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第44页  
40  
CHAPTER 2: SIGNAL DESCRIPTIONS  
SONET OC-3 Transceiver Interface Configuration  
Table 13 describes the SONET Optical Carrier (OC) 3 transceiver interface signals. For each  
CP (0-15), you can implement a single OC-3 interface.  
Table 13 OC-3 Signals  
SIGNAL NAME*  
CPn_0  
PIN #†  
TOTAL TYPE  
I/O  
LABEL  
SIGNAL DESCRIPTION  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
Table 7  
1
1
1
1
1
1
1
LVPECL IPD  
LVPECL IPU  
RCLK_H  
RCLK_L  
Receive Clock noninverted side of pair (155.52MHz)  
Receive Clock inverted side of pair (155.52MHz)  
Transmit Data noninverted side of pair  
Transmit Data inverted side of pair  
Receive Data noninverted side of pair  
Receive Data inverted side of pair  
CPn_1  
CPn_2  
LVPECL OPD TXD_H  
CPn_3  
LVPECL IPU  
LVPECL IPD  
LVPECL IPU  
LVPECL IPU  
TXD_L  
RXD_H  
RXD_L  
CPn_4  
CPn_5  
CPn_6  
SIGNAL_DET A light level above a certain threshold is present at the optical  
receiver - single ended LVPECL.  
7
TOTAL PINS  
*
n can be from 0 to 7.  
Reference Table 7 for pin numbers for the actual cluster(s) you are configuring.  
C3EN