欢迎访问ic37.com |
会员登录 免费注册
发布采购

AN1063D 参数 Datasheet PDF下载

AN1063D图片预览
型号: AN1063D
PDF下载: 下载PDF文件 查看货源
内容描述: 集成的处理器与DMA USERA ????手册 [Integrated Processor with DMA User’s Manual]
分类和应用:
文件页数/大小: 441 页 / 2488 K
品牌: FREESCALE [ Freescale ]
 浏览型号AN1063D的Datasheet PDF文件第356页浏览型号AN1063D的Datasheet PDF文件第357页浏览型号AN1063D的Datasheet PDF文件第358页浏览型号AN1063D的Datasheet PDF文件第359页浏览型号AN1063D的Datasheet PDF文件第361页浏览型号AN1063D的Datasheet PDF文件第362页浏览型号AN1063D的Datasheet PDF文件第363页浏览型号AN1063D的Datasheet PDF文件第364页  
Freescale Semiconductor, Inc.  
8.3.8 Timer Bypass  
In this mode, the counter and prescaler cannot be enabled. However TGATEand  
TOUTx can be used for I/O. This mode can be selected by programming the CR MODE  
bits to 111.  
TGATEcan be used as a simple input port when the CR is configured as follows:  
CR  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
SWR  
IE2  
IE1  
IE0  
TGE  
PCLK  
CPE  
CLK  
POT2  
POT1  
POT0 MODE2 MODE1 MODE0  
OC1  
OC0  
TGATEAS A SIMPLE INPUT  
X
X
0
X
X
X
1
X
X
X
X
1
1
1
X
X
X-Don’t care  
When TGATEis asserted, the SR ON bit is set. When TGATEis negated, the ON bit is  
cleared. The value of the TGL bit in the SR reflects the level of TGATE. TGATEcan  
also be used as an input port that generates interrupts on a low-to-high transition of  
TGATEwhen the CR is configured as follows:  
CR  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
SWR  
IE2  
IE1  
IE0  
TGE  
CPE  
CLK  
POT2  
POT1  
POT0 MODE2 MODE1 MODE0  
OC1  
OC0  
PCLK  
TGATEAS AN INPUT/INTERRUPT  
X
X
1
X
1
X
1
X
X
X
X
1
1
1
X
X
When TGATEis negated, the SR TG bit is set, and the programmed IRQx signal is  
asserted to the CPU32. The TG bit can only be cleared by writing a one to this bit position.  
The value of the SR TGL bit reflects the level of TGATE.  
Additionally, TOUTx can be used as a simple output port when the CR is configured as  
follows:  
CR  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
SWR  
IE2  
IE1  
IE0  
TGE  
CPE  
CLK  
POT2  
POT1  
POT0 MODE2 MODE1 MODE0  
OC1  
OC0  
PCLK  
TGATEAS A SIMPLE OUTPUT  
0
X
X
X
X
X
1
X
X
X
X
1
1
1
OC1  
OC0  
SWR must be a zero to change the value of TOUTx. Changing the value of the CR OCx  
bits determines the level of TOUTx as shown in Table 8-1.  
8- 16  
MC68340 USER’S MANUAL  
MOTOROLA  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!