欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC912DG128PV8 参数 Datasheet PDF下载

68HC912DG128PV8图片预览
型号: 68HC912DG128PV8
PDF下载: 下载PDF文件 查看货源
内容描述: M68HC12微控制器 [M68HC12 Microcontrollers]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 452 页 / 3509 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC912DG128PV8的Datasheet PDF文件第310页浏览型号68HC912DG128PV8的Datasheet PDF文件第311页浏览型号68HC912DG128PV8的Datasheet PDF文件第312页浏览型号68HC912DG128PV8的Datasheet PDF文件第313页浏览型号68HC912DG128PV8的Datasheet PDF文件第315页浏览型号68HC912DG128PV8的Datasheet PDF文件第316页浏览型号68HC912DG128PV8的Datasheet PDF文件第317页浏览型号68HC912DG128PV8的Datasheet PDF文件第318页  
Freescale Semiconductor, Inc.  
MSCAN Controller  
The bove behavior cannot be achieved with a single transmit buffer. That  
buffer must be reloaded right after the previous message has been sent.  
This loading process lasts a definite amount of time and has to be  
completed within the inter-frame sequence (IFS) in order to be able to  
send an uninterrupted stream of messages. Even if this is feasible for  
limited CAN bus speeds it requires that the CPU reacts with short  
latencies to the transmit interrupt.  
A double buffer scheme would de-couple the re-loading of the transmit  
buffers from the actual message sending and as such reduces the  
reactiveness requirements on the CPU. Problems may arise if the  
sending of a message would be finished just while the CPU re-loads the  
second buffer, no buffer would then be ready for transmission and the  
bus would be released.  
At least three transmit buffers are required to meet the first of above  
requirements under all circumstances. The msCAN12 has three transmit  
buffers.  
The second requirement calls for some sort of internal prioritization  
which the msCAN12 implements with the local priority concept  
described below.  
17.4.2 Receive Structures  
The received messages are stored in a two stage input FIFO. The two  
message buffers are alternately mapped into a single memory area (see  
Figure 17-2). While the background receive buffer (RxBG) is exclusively  
associated to the msCAN12, the foreground receive buffer (RxFG) is  
addressable by the CPU12. This scheme simplifies the handler software  
as only one address area is applicable for the receive process.  
Both buffers have a size of 13 bytes to store the CAN control bits, the  
identifier (standard or extended) and the data contents (for details see  
Programmer’s Model of Message Storage).  
The receiver full flag (RXF) in the msCAN12 receiver flag register  
(CRFLG) (see msCAN12 Receiver Flag Register (CRFLG)) signals the  
status of the foreground receive buffer. When the buffer contains a  
correctly received message with matching identifier this flag is set.  
Technical Data  
MC68HC912DG128 — Rev 3.0  
MSCAN Controller  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!