Peripheral Memory Mapped Registers
Table 4-38 FlexCAN Registers Address Map
(FC_BASE = $00 F800)
FlexCAN is NOT available in the 56F8145 device
Register Acronym
FCMCR
Address Offset
Register Description
Module Configuration Register
$0
Reserved
FCCTL0
FCCTL1
FCTMR
$3
$4
$5
$6
Control Register 0 Register
Control Register 1 Register
Free-Running Timer Register
Maximum Message Buffer Configuration Register
Reserved
FCMAXMB
FCRXGMASK_H
FCRXGMASK_L
FCRX14MASK_H
FCRX14MASK_L
FCRX15MASK_H
FCRX15MASK_L
$8
$9
$A
$B
$C
$D
Receive Global Mask High Register
Receive Global Mask Low Register
Receive Buffer 14 Mask High Register
Receive Buffer 14 Mask Low Register
Receive Buffer 15 Mask High Register
Receive Buffer 15 Mask Low Register
Reserved
FCSTATUS
$10
$11
$12
$13
Error and Status Register
FCIMASK1
Interrupt Masks 1 Register
Interrupt Flags 1 Register
FCIFLAG1
FCR/T_ERROR_CNTRS
Receive and Transmit Error Counters Register
Reserved
Reserved
Reserved
FCMB0_CONTROL
FCMB0_ID_HIGH
FCMB0_ID_LOW
FCMB0_DATA
$40
$41
$42
$43
$44
$45
$46
Message Buffer 0 Control / Status Register
Message Buffer 0 ID High Register
Message Buffer 0 ID Low Register
Message Buffer 0 Data Register
Message Buffer 0 Data Register
Message Buffer 0 Data Register
Message Buffer 0 Data Register
Reserved
FCMB0_DATA
FCMB0_DATA
FCMB0_DATA
FCMSB1_CONTROL
$48
Message Buffer 1 Control / Status Register
56F8345 Technical Data, Rev. 17
Freescale Semiconductor
Preliminary
69
FREESCALE [ Freescale ]
